IS66WVC2M16ALL Datasheet, PDF (65/67 Pages) Integrated Silicon Solution, Inc – Mixed Mode supports asynchronous write and synchronous read operation

IS66WVC2M16ALL
Figure 50: Asynchronous WRITE followed by Asynchronous READ
Address
DQ0-
DQ15
ADV#
CE#
UB#/LB#
t_WC
t_AW
VALID
ADDRESS
t_AS t_WHZ
t_LZ
t_WR
t_DW
t_DH
VALID
DATA
t_CVS
t_CW
t_BW
t_WPH
t_WP
WE#
t_HZ
t_CEW
WAIT ^HiZ
t_RC
VALID
ADDRESS
t_AA
t_CO
t_BLZ
t_BA
OE#
t_CEW
HiZ
t_OLZ
t_OE
VALID
OUTPUT
t_HZ
t_BHZ
t_OHZ
t_HZ
HiZ
Notes:
1. When configured for synchronous mode (BCR[15] = 0), CE# must remain HIGH for at least
5ns (tCPH) to schedule the appropriate refresh interval. Otherwise, tCPH is only required
after CE#-controlled WRITEs.
Rev.A | June 2011
www.issi.com – [e-mail]
65