IS66WVC2M16ALL Datasheet, PDF (54/67 Pages) Integrated Silicon Solution, Inc – Mixed Mode supports asynchronous write and synchronous read operation

IS66WVC2M16ALL
Figure 39: Burst READ interrupted by Burst READ
CLK
Address
DQ0-
DQ15
ADV#
CE#
VALID
ADDRESS
t_SP t_HD
t_SP t_HD
t_CSP
WRITE burst interrupted with new READ
t_ACLK
VALID
ADDRESS
t_KOH
VALID
OUTPUT
t_OHZ
t_ACLK t_KOH
VALID VALID VALID VALID
OUTPUT OUTPUT OUTPUT OUTPUT
t_CEM (Note3)
UB#/LB#
t_SP t_HD
WE#
t_OLZ
t_OHZ
t_BOE
t_BOE
OE#
t_HZ
t_CEW
t_KHTL
HiZ
WAIT
Notes:
1. Non-default BCR settings for burst READ interrupted by burst READ : fixed or variable latency;
latency code 2 (3 clocks); WAIT active LOW; WAIT asserted during delay. All bursts shown
for variable latency; no refresh collision.
2. Burst interrupt shown on first allowable clock (such as after the first data received by the controller).
3. CE# can stay LOW between burst operations, but CE# must not remain LOW longer than tCEM
Rev.A | June 2011
www.issi.com – [e-mail]
54