English
Language : 

X3100-01 Datasheet, PDF (11/41 Pages) Intersil Corporation – Cell Balancing Control
X3100, X3101
Figure 2. Writing to Configuration Register
Power-up
Data Recalled
from Shadow
EEPROM to SRAM
Configuration Register
(SRAM = Old Value)
WCFIG (New Value)
Configuration Register
(Sram = New Value)
Store
NO
(New Value)
YES
in Shadow
EEPROM
Power-down-
power-on
WREN
Write
Enable
Data Recalled
from Shadow
EEPROM to SRAM
EEWRITE
Write to
4kbit EEPROM
Configuration Register
(SRAM = old value)
Power-down
Power-up
Data Recalled
from Shadow
EEPROM to SRAM
Configuration Register
(SRAM = New Value)
CONTROL REGISTER
The Control Register is realized as two bytes of vola-
tile RAM (Table 10, Table 11). This register is written
using the WCNTR instruction, see Table 30 and section
“X3100/X3101 SPI Serial Communication” on page 23.
Table 10. Control Register—Upper Byte
15 14 13 12 11 10 9 8
CBC4 CBC3 CBC2 CBC1 UVPC OVPC CSG1 CSG0
Table 11. Control Register—Lower Byte
7
6
5
4
3
2
1
0
SLP 0
0
x
x
x
x
x
Since the control register is volatile, data will be lost
following a power-down and power-up sequence.
The default value of the control register on initial
power-up or when exiting the SLEEP MODE is 00h
(for both upper and lower bytes respectively). The
functions that can be manipulated by the Control
Register are shown in Table 12.
Table 12. Control Register Functionality
Bit(s) Name
Function
0-4
– (don’t care)
5,6 0, 0 Reserved—write 0 to these locations.
7 SLP Select sleep mode.
8,9 CSG1, Select current sense voltage gain
CSG0
10 OVPC OVP control: switch pin OVP = VCC/VSS
11 UVPC UVP control: switch pin UVP = VCC/VSS
12 CBC1 CB1 control: switch pin CB1 = VCC/VSS
13 CBC2 CB2 control: switch pin CB2 = VCC/VSS
14 CBC3 CB3 control: switch pin CB3 = VCC/VSS
15 CBC4 CB4 control: switch pin CB4 = VCC/VSS
Sleep Control (SLP)
Setting the SLP bit to ‘1’ forces the X3100 or X3101
into the sleep mode, if VCC < VSLP. See section “Sleep
Mode” on page 16.
Table 13. Sleep Mode Selection
Control Register Bits
SLP
Operation
0
Normal operation mode
1
Device enters Sleep mode
11
FN8110.1
January 3, 2008