English
Language : 

HYB25D256400B Datasheet, PDF (23/83 Pages) Infineon Technologies AG – 256 Mbit Double Data Rate SDRAM
HYB25D256[400/800/160]B[T/C](L)
256-Mbit Double Data Rate SDRAM
Functional Description
Table 5 Truth Table 1a: Commands
Name (Function)
Deselect (NOP)
No Operation (NOP)
Active (Select Bank And Activate Row)
Read (Select Bank And Column, And Start Read Burst)
Write (Select Bank And Column, And Start Write Burst)
CS RAS CAS WE Address MNE
H X X XX
NOP
L H H HX
NOP
L L H H Bank/Row ACT
L H L H Bank/Col Read
L H L L Bank/Col Write
Notes
1)9)
1)9)2)
1)3)
1)4)
1)4)5)
Burst Terminate
L H H LX
BST
1)8)6)
Precharge (Deactivate Row In Bank Or Banks)
L L H L Code
PRE
1)5)7)
Auto Refresh Or Self Refresh (Enter Self Refresh Mode) L L L H X
AR/ SR 1)6)7)8)
Mode Register Set
LL
L
L Op-Code MRS 1)2)9)
1) CKE is HIGH for all commands shown except Self Refresh.
2) Deselect and NOP are functionally interchangeable.
3) BA0-BA1 provide bank address and A0-A12 provide row address.
4) BA0, BA1 provide bank address; A0-Ai provide column address (where i = 8 for x16, i = 9 for x8 and 9, 11 for x4); A10
HIGH enables the Auto Precharge feature (nonpersistent), A10 LOW disables the Auto Precharge feature.
5) Applies only to read bursts with Auto Precharge disabled; this command is undefined (and should not be used) for read
bursts with Auto Precharge enabled or for write bursts.
6) A10 LOW: BA0, BA1 determine which bank is precharged. A10 HIGH: all banks are precharged and BA0, BA1 are “Don’t
Care”.
7) This command is AUTO REFRESH if CKE is HIGH; Self Refresh if CKE is LOW.
8) Internal refresh counter controls row and bank addressing; all inputs and I/Os are “Don’t Care” except for CKE.
9) BA0, BA1 select either the Base or the Extended Mode Register (BA0 = 0, BA1 = 0 selects Mode Register; BA0 = 1, BA1
= 0 selects Extended Mode Register; other combinations of BA0-BA1 are reserved; A0-A12 provide the op-code to be
written to the selected Mode Register).
Table 6 Truth Table 1b: DM Operation
Name (Function)
Write Enable
Write Inhibit
1) Used to mask write data; provided coincident with the corresponding data.
DM DQs Notes
L
Valid 1)
H
X
1)
Data Sheet
23
Rev. 1.2, 2004-02
02102004-TSR1-4ZWW