|
TC1798 Datasheet, PDF (10/200 Pages) Infineon Technologies AG – 32-Bit Single-Chip Microcontroller | |||
|
◁ |
TC1798
Summary of Features
⢠32-bit Peripheral Control Processor with single cycle instruction (PCP2)
â 16 Kbyte Parameter Memory (PRAM)
â 32 Kbyte Code Memory (CMEM)
â 200 MHz operation at full temperature range
⢠Multiple on-chip memories
â 4 Mbyte Program Flash Memory (PFLASH) with ECC
â 192 Kbyte Data Flash Memory (DFLASH) usable for EEPROM emulation
â 2 x 8 Kbyte Key Flash
â 128 Kbyte Data Scratch-Pad RAM (DSPR)
â 16 Kbyte Instruction Cache (ICACHE)
â 32 Kbyte Instruction Scratch-Pad RAM (PSPR)
â 16 Kbyte Data Cache (DACHE)
â 128 Kbyte Memory (SRAM)
â 16 Kbyte BootROM (BROM)
⢠16-Channel DMA Controller
⢠8-Channel Safe DMA (SDMA) Controller
⢠Sophisticated interrupt system with 2 à 255 hardware priority arbitration levels
serviced by CPU or PCP2
⢠High performing on-chip bus structure
â 64-bit Cross Bar Interconnect between CPU, Flash and Data Memory
â 32-bit System Peripheral Bus (SPB) for on-chip peripheral and functional units
â One bus bridge (SFI Bridge)
⢠Versatile On-chip Peripheral Units
â Two Asynchronous/Synchronous Serial Channels (ASC) with baud rate generator,
parity, framing and overrun error detection
â Four High-Speed Synchronous Serial Channels (SSC) with programmable data
length and shift direction
â Four SSC Guardian (SSCG) modules, one for each SSC
â Two serial Micro Second Bus interfaces (MSC) for serial port expansion to external
power devices
â Two High-Speed Micro Link interfaces (MLI) for serial inter-processor
communication
â One External Bus Interface (EBU) supporting different memories: asynchronous
memories e.g. SRAM, peripheral devices; synchronous devices e.g. burst NOR
flash, PSRAM; and DDR NOR flash e.g. LPDDR-NVM (Jedec 42.2), ONFI 2.0
(limited frequency at 1.8 V I/O supply)
â One MultiCAN Module with 4 CAN nodes and 128 free assignable message
objects for high efficiency data handling via FIFO buffering and gateway data
transfer (one CAN node supports TTCAN functionality)
â Two General Purpose Timer Array Modules (GPTA) with additional Local Timer
Cell Array (LTCA2) providing a powerful set of digital signal filtering and timer
functionality to realize autonomous and complex Input/Output management
â Two Capture / Compare 6 modules
Data Sheet
3
V 1.1, 2014-05
|
▷ |