GS4288C09 Datasheet, PDF (20/62 Pages) GSI Technology – 32M x 9, 16M x 18, 8M x 36 288Mb CIO Low Latency DRAM (LLDRAM) II

GS4288C09/18/36L
Write
Write data transfers are launched with a Write command, as shown below. A valid address must be provided during the Write
command.
During Write data transfers, each beat of incoming data is registered on crossings of DK and DK until the burst transfer is
complete. Write Latency (WL) that is always one cycle longer than the programmed Read Latency (RL), so the first valid data
registered at the first True crossing of the DK clocks WL cycles after the Write command.
A Write burst may be followed by a Read command (assuming tRC is met). At least one NOP command is required between Write
and Read commands to avoid data bus contention. The Write-to-Read timing diagrams illustrate the timing requirements for a
Write followed by a Read. Setup and hold times for incoming DQ relative to the DK edges are specified as tDS and tDH. Input
data may be masked a High on an associated DM pin. The setup and hold times for the DM signal are tDS and tDH.W
Write Command
CK
CK
CS
WE
REF
Addr
A
BA(2:0)
BA
Rev: 1.03 7/2014
20/62
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
© 2011, GSI Technology