|
MB86941 Datasheet, PDF (46/49 Pages) Fujitsu Component Limited. – Peripheral LSI for SPARClite | |||
|
◁ |
MB86941/942
(Continued)
RS5
bit
Block to Register
name RS0
(HEX)
name
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
I/O PORT
PDR
20H (PORT
DATA)
21H
DCR (PORT
DIRECTION)
PORT DATA
PORT DIRECTION
22H
Reserved
Reserved
23H
ââââââââââââââââ
ââââââââââââââââ
SCR
24H (SERIAL
CONTROL)
ââââââââ
CONTROL
STR
25H (SERIAL
STATUS)
ââââââââââââ
STATUS
RDR
SIO
26H (RECEIVE â â â â â â â â
DATA)
RECEIVE DATA
TDR
27H (TRANSMIT
DATA)
ââââââââ
TRANSMIT DATA
TRR
28H (TRANSFER â â â â â â â â â â â â â
RATE)
RATE
SELECT
29H
ââââââââââââââââ
Reserved 2AH Reserved
ââââââââââââââââ
2BH
ââââââââââââââââ
TIMING0
2CH
RTR0 (READ
TIMING 0)
â
â
â
â
â
â
WTR0
2DH (WRITE
TIMING 0)
ââââââ
TREW
TWEW
TRDSW TREL TRDSL
TWDSW TWEL TWDSL
TIMING1
2EH
RTR1 (READ
TIMING 1)
â
â
â
â
â
â
WTR1
2FH (WRITE
TIMING 1)
ââââââ
TREW
TWEW
TRDSW TREL TRDSL
TWDSW TWEL TWDSL
46
|
▷ |