MC33596_10 Datasheet, PDF(16/70 Page) Freescale Semiconductor, Inc – PLL Tuned UHF Receiver for Data Transfer Applications

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

MC33596_10 Datasheet, PDF (16/70 Pages) Freescale Semiconductor, Inc – PLL Tuned UHF Receiver for Data Transfer Applications

◁

Receive Mode

OOK MODULATION (DSREF = 0)

AGC Settling Time

Clock Recovery

1 NRZ > 200 Î¼s (1)

OOK MODULATION (DSREF = 1)

1 Manchester

â0â Symbol

at Data Rate

AGC Settling Time

Data Slicer Reference Settling Time Clock Recovery

1 NRZ > 200 Î¼s (1)

FSK MODULATION (DSREF = 1)

Data Slicer Reference Settling Time

At Least 3 Manchester

0 Symbols

at Data Rate (2 and 3)

1 Manchester

0 Symbol

at Data Rate (3)

Clock Recovery

At Least 3 Manchester

0 Symbols

at Data Rate (2 and 3)

1 Manchester

0 Symbol

at Data Rate (3)

NOTES:

1. The AGC settling time pulse can be split over different pulses as long as the overall duration is at least 200 Î¼s.

The 200 Î¼s pulse may be replaced by : (1 bit @ 2400 bps or 2 bits @ 4800 bps or 4 bits @ 9600 bps or 8 bits @ 19200 bps).

2. Table 13 defines the minimum number of Manchester symbols required for the data slicer operation versus the data and average filter cut-off

frequencies.

3. The Manchester 0 symbol can be replaced by a 1.

Figure 9. Preamble Definition

11.2.3.2 ID

When clock recovery is done, the data manager verifies if an ID is received. The ID is used to identify a

useful frame to receive. It is also necessary, when the receiver is strobed, to detect an ID in order to stay

in run mode and not miss the frame.

The ID allows selection of the correct device in an RF transmission, as the content has been loaded

previously in the ID register. Its length is variable, defined by the IDL[1:0] bits. The complement of the

ID is also recognized as the identifier.

It is possible to build a tone to form the detection sequence by programming the ID register with a full

sequence of ones or zeroes.

Once the ID is detected, a HEADER will be searched to detect the beginning of the useful data to send on

the SPI port.

See Section 11.2.4, âState Machine in Receive Mode When DME=1â for more details when ID is not

detected when SOE=1 or SOE=0.

MC33596 Data Sheet, Rev. 4

Freescale Semiconductor

▷