English
Language : 

M14D1G1664A-2S Datasheet, PDF (47/65 Pages) Elite Semiconductor Memory Technology Inc. – Internal pipelined double-data-rate architecture; two data access per clock cycle
ESMT
(Preliminary)
Burst Read Followed by Precharge
M14D1G1664A (2S)
Automotive Grade
Minimum Read to Precharge command spacing to the same bank = AL + BL/2 + max(tRTP, 2) - 2 clocks.
For the earliest possible Precharge, the Precharge command may be issued on the rising edge which is “Additive latency (AL) +
BL/2 clocks” after a Read command. A new Bank Active command may be issued to the same bank after the Precharge time (tRP).
A Precharge command cannot be issued until tRAS is satisfied.
The minimum Read to Precharge spacing has also to satisfy a minimum analog time from the rising clock edge that initiates the
last 4-bit prefetch of a Read to Precharge command. This time is called tRTP (Read to Precharge). For BL = 4, this is the time from
the actual read (AL after the Read command) to Precharge command. For BL = 8, this is the time from AL + 2 clocks after the Read
to the Precharge command.
< RL= 4 (AL= 1; CL= 3) >
T0
T1
T2
T3
T4
T5
T6
T7
T8
CLK
CLK
BL = 4
BL = 8
CMD
DQS,DQS
DQs
CMD
DQS,DQS
DQs
Posted CAS
READ A
NOP
NOP
AL + BL/2 clks
Precharge
AL = 1
RL = 4
CL = 3
>= tRAS
>= tRTP
Posted CAS
READ A
NOP
NOP
AL + BL/2 clks
NOP
AL = 1
RL = 4
CL = 3
NOP
NOP
NOP
Bank A
Active
NOP
>= tRP
DoutA0 DoutA1 DoutA2 DoutA3
CL = 3
NOP
Precharge A
NOP
NOP
NOP
DoutA0 DoutA1 DoutA2 DoutA3 DoutA4 DoutA5 DoutA6 DoutA7
>= tRTP
< RL= 5 (AL= 2; CL= 3); BL= 4 >
T0
T1
T2
T3
T4
T5
T6
T7
T8
CLK
CLK
CMD
Posted CAS
READ A
NOP
NOP
AL + BL/2 clks
NOP
Precharge A
NOP
NOP
>= tRP
Bank A
Active
DQS,DQS
DQs
T0
CLK
CLK
AL = 2
RL = 5
>= tRAS
CL = 3
>= tRTP
DoutA0 DoutA1 DoutA2 DoutA3
CL = 3
< RL= 6 (AL= 2; CL= 4); BL= 4 >
T1
T2
T3
T4
T5
T6
T7
NOP
T8
CMD
DQS,DQS
DQs
Posted CAS
READ A
NOP
NOP
AL + BL/2 clks
NOP
Precharge A
AL = 2
>= tRAS
CL = 4
RL = 6
>= tRTP
NOP
NOP
>= tRP
Bank A
Active
NOP
DoutA0 DoutA1 DoutA2 DoutA3
CL = 4
Elite Semiconductor Memory Technology Inc.
Publication Date : Jul. 2014
Revision : 0.1
47/65