M14D1G1664A-2S Datasheet, PDF(35/65 Page) Elite Semiconductor Memory Technology Inc. – Internal pipelined double-data-rate architecture; two data access per clock cycle

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

M14D1G1664A-2S Datasheet, PDF (35/65 Pages) Elite Semiconductor Memory Technology Inc. – Internal pipelined double-data-rate architecture; two data access per clock cycle

◁

ESMT

(Preliminary)

M14D1G1664A (2S)

Automotive Grade

ODT Timing for Power-Down Mode

CLK

CKE

ODT

Internal

Term Res.

tIS

tAONPD(min.)

tAONPD(max.)

tIS

tAOFPD(min.)

Rtt

tAOFPD(max.)

Elite Semiconductor Memory Technology Inc.

Publication Date : Jul. 2014

Revision : 0.1

35/65

▷