M14D2561616A-2E Datasheet, PDF (30/61 Pages) Elite Semiconductor Memory Technology Inc. – Internal pipelined double-data-rate architecture; two data access per clock cycle

ESMT
M14D2561616A (2E)
Automotive Grade
EMRS(1) for OCD Impedance Adjustment
OCD impedance adjustment can be done using the following EMRS(1) mode. In drive mode, all outputs are driven out by DDR2
SDRAM. In Drive-1mode, all DQ, DQS signals are driven HIGH and all DQS signals are driven LOW. In Drive-0 mode, all DQ,
DQS signals are driven LOW and all DQS signals are driven HIGH. In adjustable mode, BL = 4 of operation code data must
be used. In case of OCD default state, output driver characteristics have a nominal impedance value of 18 Ω during nominal
temperature and voltage conditions. Output driver characteristics for OCD default state are specified in OCD default
characteristics table. OCD applies only to normal full strength output drive setting defined by EMRS(1) and if reduced strength is
set or adjustable mode is used, OCD default output driver characteristics are not applicable. After OCD calibration is completed
or driver strength is set to default, subsequent EMRS(1) commands not intended to adjust OCD characteristics must specify
A9-A7 as '000' in order to maintain the default or calibrated value.
Driver Impedance Adjustment Mode
A9 A8 A7
Operation
0
0
0 OCD calibration mode exit
0
0
1 _{Device-1: DQ,DQS High and DQS Low}
0
1
0 _{Device-0: DQ,DQS Low and DQS High}
1
0
0 Adjustable mode
1
1
1 OCD default state
Adjust OCD Impedance
To adjust output driver impedance, controllers must issue EMRS(1) command for adjustable mode along with a 4bit burst code
to DDR2 SDRAM as in the following table. For this operation, Burst Length has to be set to BL = 4 via MRS command before
activating OCD and controllers must drive this burst code to all DQs at the same time. DT0 in the following table means all DQ
bits at bit time 0, DT1 at bit time 1, and so forth. The driver output impedance is adjusted for all DQs simultaneously and after
OCD calibration, all DQs of a given device will be adjusted to the same driver strength setting.
The maximum step count for adjustment is 16 and when the limit is reached, further increment or decrement code has no effect.
The default setting may be any step within the 16 step range. When Adjustable mode command is issued, AL from previously
set value must be applied.
OCD Adjustment Table
DT0 DT1 DT2 DT3 Pull-up driver strength Pull-down driver strength
0
0
0
0 NOP
NOP
0
0
0
1 Increase by 1 step
NOP
0
0
1
0 Decrease by 1 step
NOP
0
1
0
0 NOP
Increase by 1 step
1
0
0
0 NOP
Decrease by 1 step
0
1
0
1 Increase by 1 step
Increase by 1 step
0
1
1
0 Decrease by 1 step
Increase by 1 step
1
0
0
1 Increase by 1 step
Decrease by 1 step
1
0
1
0 Decrease by 1 step
Decrease by 1 step
Others
Reserved
Reserved
Elite Semiconductor Memory Technology Inc.
Publication Date : Jun. 2014
Revision : 1.0
30/61