English
Language : 

PD45128441-I Datasheet, PDF (64/89 Pages) Elpida Memory – 128M-bit Synchronous DRAM 4-bank, LVTTL WTR (Wide Temperature Range)
Interleaved Column Read Cycle (2/2) (Burst Length = 4, /CAS Latency = 3)
T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21
CLK
CKE
H
/CS
/RAS
/CAS
/WE
BA0
BA1
A10
RAa
ADD
RAa
RDa
CAa RDa
CDa
CDb
CDc
CAb
DQM
L
Hi-Z
DQ
Aa1 Aa2 Aa3 Aa4 Da1 Da2 Db1 Db2 Dc1 Dc2 Ab1 Ab2 Ab3 Ab4
Activate
Command
for Bank A
Read
Command
for Bank A
Activate
Command
for Bank D
Read
Command
for Bank D
Read
Command
for Bank D
Read
Command
for Bank D
Read
Command
for Bank A
Precharge
Command
for Bank D
Precharge
Command
for Bank A