English
Language : 

PD45128441-I Datasheet, PDF (18/89 Pages) Elpida Memory – 128M-bit Synchronous DRAM 4-bank, LVTTL WTR (Wide Temperature Range)
µPD45128441-I, 45128841-I, 45128163-I
Current state
Write recovering
Write recovering
with auto precharge
Refreshing
Mode register
accessing
/CS /RAS /CAS /WE
H× × ×
L HHH
L HH L
LHLH
LHL L
L LHH
L LHL
L L LH
LLLL
H× × ×
L HHH
L HH L
LHLH
LHL L
L LHH
L LHL
L L LH
LLLL
H× × ×
L HH ×
LHL ×
L LH×
LLL×
H× × ×
L HHH
L HH L
LHL ×
LL××
Address
×
×
×
BA, CA, A10
BA, CA, A10
BA, RA
BA, A10
×
Op-Code
×
×
×
BA, CA, A10
BA, CA, A10
BA, RA
BA, A10
×
Op-Code
×
×
×
×
×
×
×
×
×
×
Command
DESL
NOP
BST
READ/READA
WRIT/WRITA
ACT
PRE/PALL
REF/SELF
MRS
DESL
NOP
BST
READ/READA
WRIT/WRITA
ACT
PRE/PALL
REF/SELF
MRS
DESL
NOP/BST
READ/WRIT
ACT/PRE/PALL
REF/SELF/MRS
DESL
NOP
BST
READ/WRIT
ACT/PRE/PALL/
REF/SELF/MRS
Action
Nop → Enter row active after tDPL
Nop → Enter row active after tDPL
Nop → Enter row active after tDPL
Start read, Determine AP
New write, Determine AP
ILLEGAL
ILLEGAL
ILLEGAL
ILLEGAL
Nop → Enter precharge after tDPL
Nop → Enter precharge after tDPL
Nop → Enter precharge after tDPL
ILLEGAL
ILLEGAL
ILLEGAL
ILLEGAL
ILLEGAL
ILLEGAL
Nop → Enter idle after tRC
Nop → Enter idle after tRC
ILLEGAL
ILLEGAL
ILLEGAL
Nop → Enter idle after tRSC
Nop → Enter idle after tRSC
ILLEGAL
ILLEGAL
ILLEGAL
(3/3)
Notes
8
3
3
3, 8
3
3
Notes 1. All entries assume that CKE was active (High level) during the preceding clock cycle.
2. If all banks are idle, and CKE is inactive (Low level), µPD45128xxx will enter Power down mode.
All input buffers except CKE will be disabled.
3. Illegal to bank in specified states; Function may be legal in the bank indicated by Bank Address (BA),
depending on the state of that bank.
4. If all banks are idle, and CKE is inactive (Low level), µPD45128xxx will enter Self refresh mode. All input
buffers except CKE will be disabled.
5. Illegal if tRCD is not satisfied.
6. Illegal if tRAS is not satisfied.
7. Must satisfy burst interrupt condition.
8. Must satisfy bus contention, bus turn around, and/or write recovery requirements.
9. Must mask preceding data which don't satisfy tDPL.
10. Illegal if tRRD is not satisfied.
Remark H = High level, L = Low level, × = High or Low level (Don’t care), V = Valid data
18
Preliminary Data Sheet E0233N10