English
Language : 

S6E1C3 Datasheet, PDF (3/107 Pages) Cypress Semiconductor – 32-bit ARM® Cortex®-M0+ FM0+ Microcontroller
S6E1C3 Series
 Generating START, EOM, ACK automatically to output
CEC transmission by setting 1 byte data
 Generating transmission status interrupt when transmitting
1 block (1 byte data and EOM/ACK)
HDMI-CEC receiver
 Automatic ACK reply function available
 Line error detection function available
Remote control receiver
 4 bytes reception buffer
 Repeat code detection function available
Smart Card Interface (Max 1 Channel)
Compliant with ISO7816-3 specification
Card Reader only/B class card only
Available protocols
 Transmitter: 8E2, 8O2, 8N2
 Receiver: 8E1, 8O1, 8N2, 8N1, 9N1
 Inverse mode
TX/RX FIFO integrated (RX: 16-bytes, TX:16-bytes)
Clock and Reset
 Clocks
A clock can be selected from five clock sources (two external
oscillators, two built-in CR oscillator, and main PLL).
 Main clock:
8 MHz to 48 MHz
 Sub clock:
32.768 kHz
 Built-in high-speed CR clock: 8 MHz
 Built-in low-speed CR clock: 100 kHz
 Main PLL clock
8MHz to 16MHz (Input),
75MHz to 150MHz (Output)
 Resets
 Reset request from the INITX pin
 Power on reset
 Software reset
 Watchdog timer reset
 Low-voltage detection reset
 Clock supervisor reset
Low-Voltage Detector (LVD)
This series monitors the voltage on the VCC pin with a 2-stage
mechanism. When the voltage falls below a designated voltage,
the Low-voltage Detector generates an interrupt or a reset.
LVD1: monitor VCC and error reporting via an interrupt
LVD2: auto-reset operation
Low Power Consumption Mode
This series has six low power consumption modes.
 Sleep
 Timer
 RTC
 Stop
Deep standby RTC (selectable between keeping the value of
RAM and not)
Deep standby Stop (selectable between keeping the value of
RAM and not)
Peripheral Clock Gating
The system can reduce the current consumption of the total
system with gating the operation clocks of peripheral functions
not used.
Debug
Serial Wire Debug Port (SW-DP)
Micro Trace Buffer (MTB)
Unique ID
A 41-bit unique value of the device has been set.
Power Supply
Wide voltage range:
VCC = 1.65V to 3.6 V
VCC = 3.0V to 3.6V (when USB is used)
Clock Supervisor (CSV)
The Clock Supervisor monitors the failure of external clocks
with a clock generated by a built-in CR oscillator.
If an external clock failure (clock stop) is detected, a reset is
asserted.
If an external frequency anomaly is detected, an interrupt or
a reset is asserted.
Document Number: 002-00233 Rev.*B
Page 3 of 107