English
Language : 

S6J3350 Datasheet, PDF (13/249 Pages) Cypress Semiconductor – 32-bit Microcontroller Spansion® TraveoTM Family
PRELIMINARY
S6J3350 Series
Feature
Programmable CRC
Base Timer
Reload Timer
I/O Timer
Up/Down Counter
Multi-Functional Serial
(MFS)
CAN-FD
Real Time Clock (RTC)
with auto-calibration
DDR High Speed SPI
Hyper BUS I/F
External Interrupt Capture
Unit (EICU)
Ethernet AVB
SHE
Source Clock Timer
External BUS
DMA support
Description
See the TraveoTM Platform hardware manual in detail.
A unit consists of a pair of 16bit base timers. 32 units, that is, 64 channels of base timers are
available.
See the TraveoTM Platform hardware manual in detail.
See the TraveoTM Platform hardware manual in detail.
See the TraveoTM Platform hardware manual in detail.
See the TraveoTM Platform hardware manual in detail.
Some ports of MFS have the dedicated I/O for I2C.
See Port description list in detail.
When the voltage supply of I2C interface is 5.0V, it isn't able to use the I/O cells of 3.3V voltage
supply for the I2C terminal.
Flexible data rate is supported.
16KB/ch of message RAM is available.
The clock output from CAN pre-scaler is supplied to every CAN. ECC error generation function of
the message RAM is not supported for this device. Therefore CAN FD ECC Error Insertion
Control Register (FDFECR) is not writeable.
See the TraveoTM Platform hardware manual in detail.
ch.0: HSSPI as a MCU peripheral
ch.0: Hyper Bus as a MCU peripheral
The following register is not supported and cannot be used.
− Controller Status Register (HYPERBUSIn_CSR)
− Interrupt Status Register (HYPERBUSIn_ISR)
− Write Protection Register (HYPERBUSIn_WPR)
− Test Register (HYPERBUSIn_TEST)
GPO signal can only be used for "Internal Control example by GPO" in this product, that is, it can
select using HyperBus of TraveoTM Platform hardware manual.
See the TraveoTM Platform hardware manual in detail.
10/100 Mbps
MII-Interface
Supports Audio-Video Bridging (AVB)
See the TraveoTM Platform hardware manual in detail.
See the TraveoTM Platform hardware manual in detail.
TEQFP208 : 22bit address and 16 bit data
TEQFP176 : 22bit address and 16 bit data
TEQFP144 : 15bit address and 8 bit data
Note:
− The description of the preliminary documentation will be changed without any notification.
Document Number: 002-10634 Rev.**
Page 13 of 249