English
Language : 

SM55161A Datasheet, PDF (14/64 Pages) Austin Semiconductor – 262144 x 16 BIT VRAM MULTIPORT VIDEO RAM
Austin Semiconductor, Inc.
VRAM
SM55161A
Production
persistent write-per-bit
The persistent write-per-bit mode is initiated by
performing a load-write-mask-register (LMR) cycle. In the
persistent write-per-bit mode, the write-per-bit mask is
overwritten but remains valid over an arbitrary number of write
cycles until another LMR cycle is performed or power is
removed.
The LMR cycle is performed using DRAM write-cycle
timing with DSF held high on the falling edge of RAS\ and held
low on the first falling edge of CASx\. A binary code is input to
the write-mask register via the random I/O pins and latched on
either the first falling edge of CASx\ or the falling edge of WE\,
whichever occurs later. Byte write control can be applied to the
write mask during the LMR cycle. The persistent write-per-bit
mode can then be used in exactly the same way as the
nonpersistent write-per-bit mode except that the input data on
the falling edge of RAS\ is ignored. When the device is set to
the persistent write-per-bit mode, it remains in this mode and is
reset only by a CBR refresh (option-reset) cycle (see Figure 8).
FIGURE 8: Example of a Persistent Write-Per-Bit Operation
SMJ55161A
Rev. 1.6 03/05
14
Austin Semiconductor, Inc. reserves the right to change products or specifications without notice.