AK4371 Datasheet, PDF (43/62 Pages) Asahi Kasei Microsystems – DAC with built-in PLL & HP-AMP

[AK4371]
6) LIN1/RIN1/LIN2/RIN2/LIN3/RIN3 → MOUT
Power Supply
PDN pin
PMVCM bit
LIN1M, RIN1M,
LIN2M, RIN2M,
LIN3M, RIN3M bits
PMMO bit
(1) >150ns
(2) >0s
(3) >0s
(5) >2ms
Don’t care
(5) >2ms
LIN1/RIN1/
LIN2/RIN2/
LIN3/RIN3 pins
MMUTE,
ATTM3-0 bits
(4)
(Hi-Z)
10H(MUTE)
0FH(0dB)
(Hi-Z)
MOUT pin
(6)
(Hi-Z)
(6)
(6)
(Hi-Z)
Figure 34. Power-up/down sequence of LIN1/RIN1/LIN2/RIN2/LIN3/RIN3 and MOUT
(1) When AVDD and DVDD are supplied separately, AVDD should be powered-up after DVDD rises up to 1.6V or
more. When AVDD and HVDD are supplied separately, AVDD should be powered-up at the same time or earlier
than HVDD. PDN pin should be set to “H” at least 150ns after power is supplied. MCKI, BICK and LRCK can be
stopped when DAC is not used.
(2) PMVCM bit should be changed to “1” after PDN pin goes “H”.
(3) LIN1M, LIN2M, LIN3M, RIN1M, RIN2M and RIN3M bits should be changed to “1” after PMVCM bit is changed
to “1”.
(4) When LIN1M, LIN2M, LIN3M, RIN1M, RIN2M or RIN3M bit is changed to “1”, LIN1, RIN1, LIN2, RIN2, LIN3
or RIN3 pin is biased to 0.475 x AVDD.
(5) PMMO bit should be changed to “1” at least 2ms (in case external capacitance at VCOM pin is 2.2μF) after LIN1M,
LIN2M, LIN3M, RIN1M, RIN2M or RIN3M bits are changed to “1”.
(6) When the PMMO bit is changed, pop noise is output from MOUT pins.
MS0596-E-00
- 43 -
2007/04