AK4371 Datasheet, PDF (41/62 Pages) Asahi Kasei Microsystems – DAC with built-in PLL & HP-AMP

[AK4371]
4) LIN1/RIN1/LIN2/RIN2/LIN3/RIN3 → HP-Amp
Power Supply
PDN pin
PMVCM bit
(1) >150ns
(2) >0s
LIN1HL, LIN2HL, LIN3HL
RIN1HR, RIN2HR, RIN3HL bits
(3) >0s
Don’t care
PMHPL/R bits
(5) >2ms
(5) >2ms
MUTEN bit
LIN1/RIN1/
LIN2/RIN2/
LIN3/RIN3 pins
HPL/R pins
(4)
(Hi-Z)
(6)
(Hi-Z)
(7)
(6)
Figure 32. Power-up/down sequence of LIN1/RIN1/LIN2/RIN2/LIN3/RIN3 and HP-Amp
(1) When AVDD and DVDD are supplied separately, AVDD should be powered-up after DVDD rises up to 1.6V or
more. When AVDD and HVDD are supplied separately, AVDD should be powered-up at the same time or earlier
than HVDD. PDN pin should be set to “H” at least 150ns after power is supplied. MCKI, BICK and LRCK can be
stopped when DAC is not used.
(2) PMVCM bit should be changed to “1” after PDN pin goes “H”.
(3) LIN1HL, LIN2HL, LIN3HL, RIN1HR, RIN2HR and RIN3HR bits should be changed to “1” after PMVCM bit is
changed to “1”.
(4) When LIN1HL, LIN2HL, LIN3HL, RIN1HR, RIN2HR or RIN3HR bit is changed to “1”, LIN1, RIN1, LIN2, RIN2,
LIN3 or RIN3 pin is biased to 0.475 x AVDD.
(5) PMHPL, PMHPR and MUTEN bits should be changed to “1” at least 2ms (in case external capacitance at VCOM pin
is 2.2μF) after LIN1HL, LIN2HL, LIN3HL, RIN1HR, RIN2HR and RIN3HR bits are changed to “1”.
(6) Rise time of the headphone-amp is determined by an external capacitor (C) of the MUTET pin. The rise time up to
VCOM/2 is t_r = 70k x C(typ). When C=1μF, t_r = 70ms(typ).
(7) Fall time of the headphone-amp is determined by an external capacitor (C) of the MUTET pin. The fall time down to
VCOM/2 is t_f = 60k x C(typ). When C=1μF, t_f = 60ms(typ).
PMHPL and PMHPR bits should be changed to “0” after HPL and HPR pins go to VSS1. After that, the LIN1HL,
LIN2HL, LIN3HL, RIN1HR, RIN2HR and RIN3HR bits should be changed to “0”.
MS0596-E-00
- 41 -
2007/04