|
Z84C90_12 Datasheet, PDF (55/56 Pages) Zilog, Inc. – KIO Serial/Parallel Counter/Timer | |||
|
◁ |
Z84C90 KIO Serial/Parallel Counter/Timer
Product Specification
48
⢠At the end of the Interrupt Acknowledge cycle, M1 goes inactive prior to the IORQ
signal
⢠During the time period in which CE is active, IORQ is active, and M1 returns to the
inactive state, all of which occur during the rising edge of the clock.ï
This problem does not exist with the Z80 CPU; however, other CPUs could be affected.
One of the possible workarounds is to add the M1 not active condition to generate a CE
signal.
PS011804-0612
Precautions & Limitations
|
▷ |