English
Language : 

DS506 Datasheet, PDF (19/19 Pages) Xilinx, Inc – LogiCORE IP Endpoint v3.7
LogiCORE IP Endpoint v3.7 for PCI Express®
Revision History
The following table shows the revision history for this document:
Date
7/31/02
2/14/03
6/30/03
9/26/03
1/15/05
5/9/05
6/6/05
8/2/05
8/31/05
10/17/05
11/21/05
12/19/05
12/27/05
1/18/06
4/1/06
5/15/06
7/13/06
9/21/06
2/15/07
5/17/07
4/19/10
Version
1.0
1.1
1.2
2.0
2.1
2.1.1
2.1.2
3.0
3.1
3.2
3.3
3.4
3.5
3.6
3.7
3.8
4.0
5.0
6.0
7.0
8.0
Description of Revisions
Initial Xilinx release.
Updated data sheet for Xilinx release v1.1 of the product.
Updated data sheet for Xilinx release v1.2 of the product.
Updated data sheet for Xilinx release v2.0 of the product.
Updated document to show core support for Xilinx software v6.3i SP3. Also
updated trademark and copyright information in the document.
Updated to support PCI Express Endpoint cores v2.1 and Xilinx software v7.1i
SP2.
Update to core version 2.1.1.
Early access document updates.
Updated to ISE 7.1i SP4; other minor edits.
Early access phase II.
Updated data sheet for initial Xilinx release v3.0.
Updated ISE tools version, release data and version number.
Minor edits.
Updated to Xilinx tools 8.1i.
Updated Facts table: LUT, FF, BlockRAM, CMPS
Update to System Interface signals (Table 2) for Virtex-4 reference clock
speeds.
Updated core version to 3.2 and Xilinx tools to 8.2i.
Updated core version to 3.3.
Updated core version to 3.4; Xilinx ISE tools to 9.1i.
Updated core version to 3.5.
Updated core version to v3.7 and Xilinx ISE tools to v12.1. Removed support
for Virtex-II Pro.
Notice of Disclaimer
Xilinx is providing this product documentation, hereinafter “Information,” to you “AS IS” with no warranty of any
kind, express or implied. Xilinx makes no representation that the Information, or any particular implementation
thereof, is free from any claims of infringement. You are responsible for obtaining any rights you may require for
any implementation based on the Information. All specifications are subject to change without notice. XILINX
EXPRESSLY DISCLAIMS ANY WARRANTY WHATSOEVER WITH RESPECT TO THE ADEQUACY OF THE
INFORMATION OR ANY IMPLEMENTATION BASED THEREON, INCLUDING BUT NOT LIMITED TO ANY
WARRANTIES OR REPRESENTATIONS THAT THIS IMPLEMENTATION IS FREE FROM CLAIMS OF
INFRINGEMENT AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A
PARTICULAR PURPOSE. Except as stated herein, none of the Information may be copied, reproduced,
distributed, republished, downloaded, displayed, posted, or transmitted in any form or by any means including,
but not limited to, electronic, mechanical, photocopying, recording, or otherwise, without the prior written consent
of Xilinx.
DS506 April 19, 2010
www.xilinx.com
19
Product Specification