W942508CH Datasheet, PDF (34/47 Pages) Winbond – 8M x 4 BANKS x 8 BIT DDR SDRAM

W942508CH
Timing Waveforms, continued
10.8 Extend Mode Register Set (EMRS) Timing
CLK
CLK
CMD
EMRS
tMRD
NEXT CMD
ADD
Register Set data
A0
DLL Switch
A1
Output Driver
A2 "0"
A3 "0"
A4 "0"
A5 "0"
A6 "0"
A7 ^"0"
A8 ^"0"
Reserved
A9 "0"
A10 "0"
A11 "0"
A12 "0"
BS0 "0" ^{Mode Register Set or}
Extended Mode Register
Set
BS1 "0"
* "Reserved" should stay "0" during
EMRS cycle.
A0
DLL Switch
0
Enable
1
Disable
A1
Output Driver Size
0
Full Strength
1
Hall Strength
BS1
BS0
0
0
0
1
1
0
1
1
MRS or EMRS
Regular MRS cycle
Extended MRS cycle
- 34 -