W972GG6JB-18-TR Datasheet, PDF (20/87 Pages) Winbond – 16M 8 BANKS 16 BIT DDR2 SDRAM

W972GG6JB
8.3 Command Function
8.3.1 Bank Activate Command
( CS ="L", RAS ="L", CAS ="H", WE ="H", BA0, BA1, BA2=Bank, A0 to A13 be row address)
The Bank Activate command must be applied before any Read or Write operation can be executed.
Immediately after the bank active command, the DDR2 SDRAM can accept a read or write command
on the following clock cycle. If a Read/Write command is issued to a bank that has not satisfied the
tRCDmin specification, then additive latency must be programmed into the device to delay when the
Read/Write command is internally issued to the device. The additive latency value must be chosen to
assure tRCDmin is satisfied. Additive latencies of 0, 1, 2, 3, 4, 5 and 6 are supported. Once a bank has
been activated it must be precharged before another Bank Activate command can be applied to the
same bank. The bank active and precharge times are defined as tRAS and tRP, respectively. The
minimum time interval between successive Bank Activate commands to the same bank is determined
by the RAS cycle time of the device (tRC). The minimum time interval between Bank Activate
commands is tRRD.
In order to ensure that components with 8 internal memory banks do not exceed the instantaneous
current supplying capability, certain restrictions on operation of the 8 banks must be observed. There
are two rules. One for restricting the number of sequential ACT commands that can be issued and
another for allowing more time for RAS precharge for a Precharge All command. The rules are as
follows:
 Sequential Bank Activation Restriction: No more than 4 banks may be activated in a rolling tFAW
window. Converting to clocks is done by dividing tFAW[nS] by tCK(avg)[ns], and rounding up to
next integer value. As an example of the rolling window, if RU{ (tFAW / tCK(avg) } is 10 clocks,
and an activate command is issued in clock N, no more than three further activate commands
may be issued at or between clock N+1 and N+9.
 Precharge All Allowance: tRP for a Precharge All command is equal to tnRP + 1 x nCK, where
tnRP = RU{ tRP / tCK(avg) } and tRP is the value for a single bank precharge.
T0
T1
T2
T3
CLK
Tn
Tn+1
Tn+2
CLK
Internal RAS - RAS delay (≥ tRCDmin)
Address
Bank A
Row Addr.
Bank A
Col. Addr.
Bank B
Row Addr.
Bank B
Col. Addr.
Bank A
Addr.
Bank B
Addr.
CAS - CAS delay time(tCCD)
Command
tRCD = 1
Additive Latency delay(AL)
Read Begins
RAS - RAS delay time(≥ tRRD)
Bank A
Activate
Bank A
Post CAS
Read
Bank B
Activate
Bank B
Post CAS
Read
Bank A
Precharge
Bank B
Precharge
Bank Active (≥ tRAS)
RAS Cycle time (≥ tRC)
Bank Precharge time (≥ tRP)
Tn+3
Bank A
Row Addr.
Bank A
Activate
Figure 12 – Bank activate command cycle: tRCD = 3, AL = 2, tRP = 3, tRRD = 2, tCCD = 2
- 20 -
Publication Release Date: Jul. 28, 2014
Revision: A03