English
Language : 

W681307 Datasheet, PDF (12/160 Pages) Winbond – USB1.1 CODEC Microprocessor Control Unit with 32KB Mask ROM and 4KB RAM
W681307
4. PINS DESCRIPTION
Pin
no.
Pin name
1
KR0
2
KR1
3
KR2
4
KR3
5
KR4
6
KC0
7
KC1
8
KC2
9
KC3
10
PCM_IN
11 PCM_OUT
12 PCM_CLK
13 PCM_FSC
14 ISP_ WR
15
PSEN
16
ALE
State
I/O during
Reset
State
after
Reset
Pin type
section
Function Description
Alternative Function
I/O
Input
H
Input
H
PC3B01U Keypad Scan row output
GPIO
I/O
Input
H
Input
H
PC3B01U Keypad Scan row output
GPIO
I/O
Input
H
Input
H
PC3B01U Keypad Scan row output
GPIO
I/O
Input
H
Input
H
PC3B01U Keypad Scan row output
GPIO
I/O
Input
H
Input
H
PC3B01U Keypad Scan row output
GPIO
I/O
Input
L
Input
L
PC3B01D Keypad Scan column input
GPIO
I/O
Input
L
Input
L
PC3B01D Keypad Scan column input
GPIO
I/O
Input
L
Input
L
PC3B01D Keypad Scan column input
GPIO
I/O
Input
L
Input
L
PC3B01D Keypad Scan column input
GPIO
I/O
Input
H
Input
H
PC3B02U PCM high way, Data input
GPIO
I/O
Input
H
Input
H
PC3B02U PCM high way, Data output
GPIO
I/O
Input
L
Input
L
PC3B02D
PCM high way, Clock
In/Output
GPIO
I/O
Input
L
Input
L
PC3B02D
PCM high way, Frame pluse
In/Output
GPIO
In the normal mode operation, this pin is high. In the in-
O
Input
H
Input
H
PC3B02U system-programming (PROG) state, this pin is used for
WR function for writing flash memory program.
O
Input
H
Output
H
PC3B02U 8032T for Program Memory Strobe Enable
I/O
Input
H
Output H
PC3B02U Output address latch enable (ALE) function
17
DVDD4 PWR -
-
PVDDC Digital supply voltage 4 (for digital I/O pads power)
18
AD7
I/O
Input
H
Input
H
PC3B02U 8032T Multiplexed Address/Data pin 7
19
AD6
I/O
Input
H
Input
H
PC3B02U 8032T Multiplexed Address/Data pin 6
20
AD5
I/O
Input
H
Input
H
PC3B02U 8032T Multiplexed Address/Data pin 5
21
AD4
I/O
Input
H
Input
H
PC3B02U 8032T Multiplexed Address/Data pin 4
22
AD3
I/O
Input
H
Input
H
PC3B02U 8032T Multiplexed Address/Data pin 3
23
AD2
I/O
Input
H
Input
H
PC3B02U 8032T Multiplexed Address/Data pin 2
24
AD1
I/O
Input
H
Input
H
PC3B02U 8032T Multiplexed Address/Data pin 1
25
AD0
I/O
Input
H
Input
H
PC3B02U 8032T Multiplexed Address/Data pin 0
26
DVDD2 PWR -
-
PVDDR Digital supply voltage 2 (for digital I/O pads power)
27
DGND2 PWR -
-
PVSSR Digital ground 2 (I/O ground)
- 12 -
Publication Release Date: May, 2007
Revision 1.3