THS8200IPFP Datasheet, PDF (37/104 Pages) Texas Instruments – All-Format Oversampled Component Video/PC Graphics D/A System

THS8200-EP
www.ti.com
SLES253 – DECEMBER 2009
4.7.2.4 Output Synchronization: Hsync/Vsync Outputs
These are the HS_OUT and VS_OUT signals, of which the width, position and polarity are programmable
in all DTG modes.
4.7.3 DTG Line Type Overview
4.7.3.1 HDTV Mode
When an HDTV mode is selected in dtg1_mode (preset or generic), a tri-level sync is inserted on the
analog output at the start of every video line. The amplitudes during negative and positive excursions are
programmable, as well as the horizontal timing parameters (width, position) of both excursions.
The transition time for negative-to-blank and blank-to-positive excursions during VBI is fixed to 2T,
generating a tri-level sync negative-to-positive excursion of 4T. The line type is programmed in registers
dtg2_linetype<n> and is output by the DTG from the vertical field/frame position corresponding to the line
number programmed in register dtg2_breakpoint<n>, until the line number listed in the next breakpoint
register is reached. An example for 1080I is shown in Figure 4-25.
The DTG overrides the input video data except where specified below for the specific line types.
The horizontal timings shown in Figure 4-16 and Figure 4-17 correspond to the dtg1_spec_<x> registers.
Note that the f spec is fixed.
Copyright © 2009, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): THS8200-EP
Detailed Functional Description
37