English
Language : 

DS80PCI402_15 Datasheet, PDF (1/54 Pages) Texas Instruments – 2.5-Gbps / 5.0-Gbps / 8.0-Gbps 4-Lane PCI-Express Repeater With Equalization and De-Emphasis
Product
Folder
Sample &
Buy
Technical
Documents
Tools &
Software
Support &
Community
DS80PCI402
SNLS324E – APRIL 2011 – REVISED JANUARY 2015
DS80PCI402 2.5-Gbps / 5.0-Gbps / 8.0-Gbps 4-Lane PCI-Express™
Repeater With Equalization and De-Emphasis
1 Features
•1 Comprehensive Family, Proven System
Interoperability
– DS80PCI102 : x1 PCIe
Gen-1, Gen-2, and Gen-3
– DS80PCI402 : x4 PCIe
Gen-1, Gen-2, and Gen-3
– DS80PCI800 : x8/x16 PCIe
Gen-1, Gen-2, and Gen-3
• Automatic Rate-Detect and Adaptation to
Gen-1, Gen-2, and Gen-3 Speeds
• Seamless Support for Gen-3 Transmit FIR
Handshake
• Receiver EQ (up to 36 dB), Transmit De-
Emphasis (up to 12 dB)
• Adjustable Transmit VOD: 0.8 to 1.3 Vp-p (Pin
Mode)
• 0.2 UI of Residual Deterministic Jitter at 8 Gbps
After 40 Inches of FR4 or 10 m 30-awg PCIe
Cable
• Low Power Dissipation With Ability to Turn Off
Unused Channels: 65 mW/Channel
• Automatic Receiver Detect (Hot-Plug)
• Multiple Configuration Modes: Pins/SMBus/Direct-
EEPROM Load
• Flow-Thru Pinout: 54-Pin WQFN (10 mm-×
5.5-mm, 0.5-mm Pitch)
• Single Supply Voltage: 2.5 or 3.3 V (Selectable)
• ±5 kV HBM ESD Rating
• −40°C to 85°C Operating Temperature Range
2 Applications
PCI Express Gen-1, Gen-2, and Gen-3
3 Description
The DS80PCI402 is a low-power, 4-lane repeater
with 4-stage input equalization, and an output de-
emphasis driver to enhance the reach of PCI-Express
serial links in board-to-board or cable interconnects.
This device is ideal for x4 (or lower) PCI-Express
configuration, and it automatically detects and adapts
to Gen-1, Gen-2, and Gen-3 data rates for easy
system upgrade.
DS80PCI402 offers programmable transmit de-
emphasis (up to 12 dB), transmit VOD (up to
1300 mVp-p), and receive equalization (up to 36 dB)
to enable longer distance transmission in lossy
copper cables (10 meters or more), or backplanes
(40 inches or more) with multiple connectors. The
receiver can open an input eye that is completely
closed due to inter-symbol interference (ISI)
introduced by the interconnect medium.
The programmable settings can be applied easily
through pins or software (SMBus/I2C), or can be
loaded through an external EEPROM. When
operating in the EEPROM mode, the configuration
information is automatically loaded on power up,
which eliminates the need for an external
microprocessor or software driver.
PART NUMBER
DS80PCI402
Device Information(1)
PACKAGE
BODY SIZE (NOM)
WQFN (54)
10.00 mm × 5.50 mm
(1) For all available packages, see the orderable addendum at
the end of the data sheet.
Typical Application Block Diagram
4
TX
PCIe
Connector
4
RX
DS80PCI402
Add-in Card
End Point
System Board
Root Complex
4
RX
PCIe
Connector
4
TX
DS80PCI402
BoTarardce
1
Simplified Schematic Diagram
DS80PCI402
OUTB_0+
. OU.TB_0-
.
..
.
..
.
OUTB_3+
OUTB_3-
INB_0+
INB_.0- .
..
..
INB_3+
INB_3-
INA_0+
INA_0-
..
.
..
.
..
.
INA_3+
INA_3-
Address straps
(pull-up to VIN or
pull-down to GND)(1)
SMBus Slave Mode(1)
SMBus Slave Mode(1)
AD0
AD1
AD2
AD3
READ_EN
ALL_DONE
3.3V(3)
From PCIe
PRSNT signal
10F 1F
0.1F (x5)
PRSNT
VIN (3.3 V)
VDD_SEL
VDD (2.5 V)
OUTA_0+
OUTA_0-
.
.
.
OUTA_3+
OUTA_3-
RXDET
RATE
LPBK
ENSMB
SDA(2)
SCL(2)
.
.
.
VIN
SMBus Slave Mode(1)
To SMBus/I2C
Host Controller
GND (DAP)
(1) Schematic shows connection for SMBus Slave Mode (ENSMB=1k to VDD)
For SMBus Master Mode or Pin Mode configuration, the connections are different.
(2) SMBus signals need to be pulled up elsewhere in the system.
(3) Schematic requires different connections for 2.5 V mode.
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.