TL16C754 Datasheet, PDF (23/39 Pages) Texas Instruments – QUAD UART WITH 64-BYTE FIFO

TX (A–D)
INT (A–D)
IOW
TL16C754
QUAD UART WITH 64-BYTE FIFO
Start
Bit
SLLS279A – OCTOBER 1998 – REVISED OCTOBER 1999
Data Bits (5–8)
Stop
Bit
Active
D0 D1 D2 D3 D4 D5 D6 D7
5 Data Bits
6 Data Bits
7 Data Bits
Parity
Bit
T23d
Next
Data
Start
Bit
T22d
Active
Tx Ready
T24d
Active
TX (A–D)
IOW
D0–D7
TXRDY (A–D)
TXRDY
16 Baud Rate Clock
Figure 19. Transmit Timing
Start
Bit
Data Bits (5–8)
Stop
Bit
D0 D1 D2 D3 D4 D5 D6 D7
Parity
Bit
Active
Next
Data
Start
Bit
Byte 1
T27d
Active
Transmitter Ready
Figure 20. Transmit Ready Timing in None FIFO Mode
T28d
Transmitter
Not Ready
• POST OFFICE BOX 655303 DALLAS, TEXAS 75265
23