M36W0R6030T0 Datasheet, PDF(18/26 Page) STMicroelectronics – 64 Mbit (4Mb x16, Multiple Bank, Burst) Flash Memory and 8 Mbit (512Kb x16) SRAM, Multi-Chip Package

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

M36W0R6030T0 Datasheet, PDF (18/26 Pages) STMicroelectronics – 64 Mbit (4Mb x16, Multiple Bank, Burst) Flash Memory and 8 Mbit (512Kb x16) SRAM, Multi-Chip Package

◁

M36W0R6030T0, M36W0R6030B0

Figure 11. Write AC Waveforms, E1S or E2S Controlled

tAVAV

A0-A18

VALID

tAVE1H

tAVE2L

tAVE1L

E1S

tE1LE1H

E2S

UBS, LBS

tAVE2H

tE2HE2L

tWLE1H

tWLE2L

tBLE1H

tBLE2L

tE1HAX

tE2LAX

DQ0-DQ15

tGHDZ

Note 2

tDVE1H

tDVE2L

tE1HDX

tE2LDX

INPUT VALID

Note: 1. WS, E1S, E2S and UBS,LBS must be asserted to initiate a write cycle.

2. The I/O pins are in output mode and input signals should not be applied.

3. If E1S, E2S and WS are deasserted at the same time, DQ0-DQ15 remain high impedance.

4. UBS, LBS means both UBS and LBS.

AI08193B

18/26

▷