 English |
|
|
|
|
|
|
|
| M36W0R6030T0 Datasheet, PDF (16/26 Pages) STMicroelectronics – 64 Mbit (4Mb x16, Multiple Bank, Burst) Flash Memory and 8 Mbit (512Kb x16) SRAM, Multi-Chip Package | |||
| |||
| ◁ |
M36W0R6030T0, M36W0R6030B0
Figure 8. Read Mode AC Waveforms, Address Controlled with UBS = LBS = VIL
tAVAV
A0-A18
VALID
tAVQV
tAVQX
DQ0-DQ15 DATA VALID
DATA VALID
AI08199
Note: E1S = Low, E2S = High, GS = Low, WS = High.
Figure 9. Read AC Waveforms, GS Controlled
tE1LE1H
tE2HE2L
A0-A18
VALID
tE1LQV
tE2HQV
E1S
tE1LQX
tE2HQX
E2S
tGLQV
GS
LBS, UBS
DQ0-DQ15
tGLQX
tBLQX
tE1HQZ
tE2LQZ
tGHQZ
DATA VALID
tBHQZ
AI08191C
Note: 1. UBS, LBS means both UBS and LBS.
2. Write Enable (WS) = High. Address Valid prior to or at the same time as E1S and UBS, LBS go Low and E2S goes High.
Figure 10. Standby AC Waveforms
E1S
E2S
IDD
IDDS
tPU
50%
tPD
AI08192
16/26
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese