MB84VD2118XEM-70 Datasheet, PDF (45/52 Pages) SPANSION – Stacked MCP (Multi-Chip Package) FLASH MEMORY & SRAM CMOS

MB84VD2118XEM/2119XEM-70
• Write Cycle *¹ (CE1s control) (SRAM)
Address
tAS
WE
CE1s
tWC
tWP
tWR
tAW
tCW
CE2s
LB, UB
DOUT
DIN
tCW
tBW
tBE
tCOE
tODW
tDS
tDH
*2
Valid Data In
*1 : If OE is “H” during the write cycle, the outputs will remain at High-Z.
*2 : Because I/O signals may be in the output state at this Time, input signals of reverse
polarity must not be applied.
45