|
SI5100 Datasheet, PDF (6/40 Pages) Silicon Laboratories – SiPHY™ OC-48/STM-16 SONET/SDH TRANSCEIVER | |||
|
◁ |
Si5100
All Differential
IOs
tF
tR
Figure 3. Rise/Fall Time Measurement
80%
20%
Table 2. DC Characteristics
(VDD = 1.8 V ±5%, TA = â20 to 85 °C)
Parameter
Symbol Test Condition
Min
Typ Max
Unit
Supply Current
IDD
Full Duplex
â
680
760
mA
Line/Diagnostic
760
830
Loopback
Power Dissipation
Voltage Reference (VREF)
Common Mode Input Voltage (RXDIN)
Differential Input Voltage Swing (RXDIN)
(@ Bit Error Rate of 10â12)
Common Mode Output Voltage
(TXDOUT, TXCLKOUT)
Differential Output Voltage Swing
(TXDOUT,TXCLKOUT), Differential PK-PK
LVPECL Input Voltage Level (REFCLK)
LVPECL Input Voltage Swing,
Differential PK-PK (REFCLK)
LVDS Input Voltage Level
(TXDIN,TXCLK16IN)
LVDS Input Voltage, Differential PK-PK
(TXDIN,TXCLK16IN)
LVDS Output Voltage Level
(RXDOUT, RXCLK1, RXCLK2,
TXCLK16OUT)
LVDS Output Voltage, Differential PK-PK
(RXDOUT, RXCLK1, RXCLK2,
TXCLK16OUT)
PD
VREF
VICM
VID
Full Duplex
Line/Diagnostic
Loopback
VREF driving
10 k⦠load
Figure 1
VOCM
VOD
Figure 1
VI
VID
Figure 1
VI
VID
VO
100 ⦠Load
Line-to-Line
VOD
100 ⦠Load
Line-to-Line,
Figure 1
â
1.2
1.4
W
1.4
1.6
1.21
1.25 1.29
V
0.4
0.5
0.6
V
30
â
20001 mVPPD
0.7
0.9
1.1
V
1000
0.8
250
.8
2002
0.925
1200
â
â
1.2
1400
2.5
2400
2.4
mVPPD
V
mVPPD
V
â
â
mVPPD
â 1.475
V
5502
650
800
mVPPD
Notes:
1. Voltage on either RXDIN+ or RXDINâ should not exceed 1000 mVPP (single-ended).
2. LVDS differential voltages are for a 16-bit parallel data operation of the multiplexer/demultiplexer (MODE 16 = 1).
6
Rev. 1.1
|
▷ |