|
SDA9206 Datasheet, PDF (31/54 Pages) Siemens Semiconductor Group – ADC with Built in Antialiasing filter and Clock generation UnitS | |||
|
◁ |
SDA 9206
Subaddress 03H
Bit
Name
D7...D4 0000
D3...D2 CGSUP
D1...D0 VWIWI
Function
Reserved
Suppression of black level disturbances caused by copy
guarded tapes
00:
No function
01:
Black level error is limited to + / - 32 (~ 27 mV)
10:
Black level error is limited to + / - 16 (~ 14 mV)
11:
Black level error is limited to + / - 8 (~ 7 mV)
Width of Window in Vertical Processing:
00:
Narrow window: open from line 312 for PAL and 262
for NTSC
01:
Window: open from line 300 for PAL and 250 for NTSC
10:
Window: open from line 290 for PAL and 240 for NTSC
11:
Very wide window: open from line 250 for PAL and
200 for NTSC
Subaddress 04H
Bit
Name
D7
0
D6
OEFB
D5...D4 S1CL
D3...D2 S2CL
D1...D0 00
Function
Reserved
Output enable for Featurebox signals BLN, HS and VS:
0:
BLN, HS, VS outputs tristate
1:
BLN, HS, VS outputs enabled (2FH = 0)
BLN, HS outputs enabled, VS output tristate (2FH = 1)
Selection of clock frequency on pin CLK1:
00:
Tristate
01:
6.75 MHz
10:
13.5 MHz
11:
27 MHz
For the allowed values of S1CL refer to table chapter 2.3.1!
Selection of clock frequency on pin CLK2:
00:
Tristate
01:
6.75 MHz
10:
13.5 MHz
11:
27 MHz
For the allowed values of S2CL refer to table chapter 2.3.1!
Reserved
Semiconductor Group
31
1999-02-10
|
▷ |