English
Language : 

455A Datasheet, PDF (82/148 Pages) Renesas Technology Corp – SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
455A Group
Pull-up control register PU0
PU03
Port P12 and P13 pull-up transistor control
bit
PU02
Port P10 and P11 pull-up transistor control
bit
PU01
Port P02 and P03 pull-up transistor control
bit
PU00
Port P00 and P01 pull-up transistor control
bit
at reset : 00002
at power down : state retained
0 Pull-up transistor OFF
1 Pull-up transistor ON
0 Pull-up transistor OFF
1 Pull-up transistor ON
0 Pull-up transistor OFF
1 Pull-up transistor ON
0 Pull-up transistor OFF
1 Pull-up transistor ON
Pull-up control register PU1
PU13 Port P23 pull-up transistor control bit
PU12 Port P22 pull-up transistor control bit
PU11 Port P21 pull-up transistor control bit
PU10 Port P20 pull-up transistor control bit
at reset : 00002
at power down : state retained
0 Pull-up transistor OFF
1 Pull-up transistor ON
0 Pull-up transistor OFF
1 Pull-up transistor ON
0 Pull-up transistor OFF
1 Pull-up transistor ON
0 Pull-up transistor OFF
1 Pull-up transistor ON
Pull-up control register PU2
PU23 Port P33 pull-up transistor control bit
PU22 Port P32 pull-up transistor control bit
PU21 Port P31 pull-up transistor control bit
PU20 Port P30 pull-up transistor control bit
at reset : 00002
at power down : state retained
0 Pull-up transistor OFF
1 Pull-up transistor ON
0 Pull-up transistor OFF
1 Pull-up transistor ON
0 Pull-up transistor OFF
1 Pull-up transistor ON
0 Pull-up transistor OFF
1 Pull-up transistor ON
Pull-up control register PU3
at reset : 00002
at power down : state retained
PU33 Port D6 and D7 pull-up transistor control bit
0 Pull-up transistor OFF
1 Pull-up transistor ON
PU32 Port D4 and D5 pull-up transistor control bit
0 Pull-up transistor OFF
1 Pull-up transistor ON
PU31 Port D2 and D3 pull-up transistor control bit
0 Pull-up transistor OFF
1 Pull-up transistor ON
PU30 Port D0 and D1 pull-up transistor control bit
0 Pull-up transistor OFF
1 Pull-up transistor ON
Note 1. “R” represents read enabled, and “W” represents write enabled.
R/W
TAPU0/TPU0A
R/W
TAPU1/TPU1A
R/W
TAPU2/TPU2A
R/W
TAPU3/TPU3A
Rev.1.01 Feb 15, 2008 Page 82 of 146
REJ03B0224-0101