4559 Datasheet, PDF (147/148 Pages) Renesas Technology Corp – SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

RREVEIVSIISOIONNHHISITSOTORYRY
4559 Group Datasheet
Rev.
Date
Description
Page
Summary
1.00 Jul 27, 2006
-
First edition issued
1.01 Apr 27, 2007 58 Fig56 stabilizing time b, d: (system clock division ratio × 15) times. →
(system clock division ratio × 171) times.
1.02 May 25, 2007 All pages “PRELIMINARY” deleted
1.03 May 30, 2007 32 Fig33 ORCLK
→ ORCLK 1/2
33 Fig34 W30 → W33
34,74 W33 Timer 3 count source selection bit 1 : Prescaler output (ORCLK)/2 →
Prescaler output (ORCLK)
1.04 Aug 23, 2007
4
Timer 1, Timer 2 Explanation of function revised.
Segment output “28”→ “32”
21 Fig. 21 13FF16→ 17FF16
25 (7)Interrupt sequence revised.
34 PA0 0 “Stop (state initialized)”→ “Stop (state retained)”
W30, W31 “Timer 3 count source selection bits” →“Timer 3 count value selection
bits”
W30 0 “XIN input”→ “XCIN input”
55 Table 23: Note 4 is revised.
57 Fig. 56 Note 7 added.
65, 66, 67 QzROM Writing Mode added.
69 (2) Bit 3 of register I1 “(register L10=“0”)” →“(register K20=“0”)”
(3) Bit 2 of register I1 “the external 1 interrupt request flag (EXF0)” →“the external 0
interrupt request flag (EXF0)”
71 (27) Data Required for QzROM Writing Orders added.
72 Fig. 76 Note added.
73 Fig. 77 “VCC”→”VDD”
77 PA0 Prascaler control bit 0 “Stop (state initialized)”→ “Stop (state retained)”
W30, W31 “Timer 3 count source selection bits” →“Timer 3 count value selection
bits”
84, 85, 86 Index pages added.
109 _{TAW4 Operation: “(A) ˡ (W5)”→“(A) ˡ (W4)”}
All trademarks and registered trademarks are the property of their respective owners.
(1/1)