HYB18T256161BF Datasheet, PDF (2/40 Pages) Qimonda AG – 256-Mbit x16 DDR2 SDRAM

Internet Data Sheet
HYB18T256161BF–20/25/28
256-Mbit Double-Data-Rate-Two SDRAM
HYB18T256161BF–20/25/28
Revision History: 2007-06, Rev. 1.20
Page
Subjects (major changes since last revision)
All
Typos corrected
Previous Revision: Rev. 1.0, 2006-09
All
Final Data Sheet
Previous Revision: Rev. 0.60, 2006-09
94-101
added chapter 7 explaining AC timing measurement condition (reference load ; slew rate ; set up & hold timing
references ; derating values for input /command ,data )
82-86
setup & hold timings are changed with reference to Industrial standard definition
All
removed all the occurances of RDQS as it in not used in graphics (x16)
We Listen to Your Comments
Any information within this document that you feel is wrong, unclear or missing at all?
Your feedback will help us to continuously improve the quality of this document.
Please send your proposal (including a reference to this document) to:
[e-mail]
qag_techdoc_rev400 / 3.2 QAG / 2006-08-01
2
11232006-QP6X-6EM0