English
Language : 

MT40A1G8WE-083E Datasheet, PDF (260/358 Pages) Micron Technology – Automotive DDR4 SDRAM
8Gb: x8, x16 Automotive DDR4 SDRAM
Electrical Characteristics – AC and DC Single-Ended Input
Measurement Levels
Electrical Characteristics – AC and DC Single-Ended Input Measurement
Levels
RESET_n Input Levels
Table 83: RESET_n Input Levels (CMOS)
Parameter
AC input high voltage
DC input high voltage
DC input low voltage
AC input low voltage
Rising time
RESET pulse width after power-up
RESET pulse width during power-up
Symbol
VIH(AC)_RESET
VIH(DC)_RESET
VIL(DC)_RESET
VIL(AC)_RESET
tR_RESET
tPW_RESET_S
tPW_RESET_L
Min
0.8 × VDD
0.7 × VDD
VSS
VSS
–
1
200
Max
VDD
VDD
0.3 × VDD
0.2 × VDD
1
–
–
Unit
V
V
V
V
μs
μs
μs
Note
1
2
3
4
5
6, 7
6
Notes:
1. Overshoot should not exceed the VIN shown in the Absolute Maximum Ratings table.
2. After RESET_n is registered HIGH, the RESET_n level must be maintained above
VIH(DC)_RESET, otherwise operation will be uncertain until it is reset by asserting RESET_n
signal LOW.
3. After RESET_n is registered LOW, the RESET_n level must be maintained below VIL(DC)_RE-
SET during tPW_RESET, otherwise the DRAM may not be reset.
4. Undershoot should not exceed the VIN shown in the Absolute Maximum Ratings table.
5. Slope reversal (ring-back) during this level transition from LOW to HIGH should be miti-
gated as much as possible.
6. RESET is destructive to data contents.
7. See RESET Procedure at Power Stable Condition figure.
Figure 204: RESET_n Input Slew Rate Definition
VIH(AC)_RESET,min
VIH(DC)_RESET,min
tPW_RESET
VIL(DC)_RESET,max
VIL(AC)_RESET,max
Command/Address Input Levels
tR_RESET
Table 84: Command and Address Input Levels: DDR4-1600 Through DDR4-2400
Parameter
AC input high voltage
Symbol
VIH(AC)
Min
VREF + 100
Max
VDD5
Unit
mV
Note
1, 2, 3
CCMTD-1406124318-10419
8gb_auto_ddr4_dram.pdf - Rev. C 3/17 EN
260
Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2016 Micron Technology, Inc. All rights reserved.