PIC16F1946 Datasheet, PDF (431/440 Pages) Microchip Technology – 64-Pin Flash-Based, 8-Bit CMOS Microcontrollers with LCD Driver and nanoWatt XLP Technology

PIC16F/LF1946/47
Baud Rate Generator (BRG)
Associated Registers ........................................ 302
Auto Baud Rate Detect ..................................... 305
Baud Rate Error, Calculating ............................ 301
Baud Rates, Asynchronous Modes .................. 302
Formulas ........................................................... 301
High Baud Rate Select (BRGH Bit) .................. 301
Clock polarity
Synchronous Mode ........................................... 309
Data Polarity
Asynchronous Receive ..................................... 294
Data polarity
Asynchronous Transmit .................................... 291
Synchronous Mode ........................................... 309
Interrupts
Asynchronous Receive ..................................... 295
Asynchronous Transmit .................................... 291
Synchronous Master Mode ............................... 309, 314
Associated Registers, Receive ......................... 313
Associated Registers, Transmit ................ 310, 315
Reception.......................................................... 312
Transmission .................................................... 309
Synchronous Slave Mode
Associated Registers, Receive ......................... 316
Reception.......................................................... 316
Transmission .................................................... 314
Extended Instruction Set
ADDFSR ................................................................... 371
F
Fail-Safe Clock Monitor....................................................... 70
Fail-Safe Condition Clearing ....................................... 70
Fail-Safe Detection ..................................................... 70
Fail-Safe Operation..................................................... 70
Reset or Wake-up from Sleep..................................... 70
Firmware Instructions........................................................ 367
Fixed Voltage Reference (FVR)
Associated Registers ................................................ 152
Flash Program Memory .................................................... 107
Erasing...................................................................... 112
Modifying................................................................... 116
Writing....................................................................... 112
FSR Register
...... 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 44, 45
FVRCON (Fixed Voltage Reference Control) Register ..... 152
I
I²C Mode (MSSPx)
Acknowledge Sequence Timing................................ 274
Bus Collision
During a Repeated Start Condition ................... 279
During a Stop Condition.................................... 280
Effects of a Reset...................................................... 275
I²C Clock Rate w/BRG.............................................. 282
Master Mode
Operation .......................................................... 266
Reception.......................................................... 272
Start Condition Timing .............................. 268, 269
Transmission .................................................... 270
Multi-Master Communication, Bus Collision and
Arbitration ......................................................... 275
Multi-Master Mode .................................................... 275
Read/Write Bit Information (R/W Bit) ........................ 251
Slave Mode
Transmission .................................................... 256
Sleep Operation ........................................................ 275
Stop Condition Timing .............................................. 274
INDF Register
...... 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 44, 45
Indirect Addressing ............................................................. 49
Instruction Format............................................................. 368
Instruction Set................................................................... 367
ADDLW..................................................................... 371
ADDWF .................................................................... 371
ADDWFC.................................................................. 371
ANDLW..................................................................... 371
ANDWF .................................................................... 371
BRA .......................................................................... 372
CALL......................................................................... 373
CALLW ..................................................................... 373
LSLF ......................................................................... 375
LSRF ........................................................................ 375
MOVF ....................................................................... 375
MOVIW ..................................................................... 376
MOVLB ..................................................................... 376
MOVWI ..................................................................... 377
OPTION.................................................................... 377
RESET...................................................................... 377
SUBWFB .................................................................. 379
TRIS ......................................................................... 380
BCF .......................................................................... 372
BSF........................................................................... 372
BTFSC...................................................................... 372
BTFSS ...................................................................... 372
CALL......................................................................... 373
CLRF ........................................................................ 373
CLRW ....................................................................... 373
CLRWDT .................................................................. 373
COMF ....................................................................... 373
DECF........................................................................ 373
DECFSZ ................................................................... 374
GOTO ....................................................................... 374
INCF ......................................................................... 374
INCFSZ..................................................................... 374
IORLW ...................................................................... 374
IORWF...................................................................... 374
MOVLW .................................................................... 376
MOVWF.................................................................... 376
NOP.......................................................................... 377
RETFIE..................................................................... 378
RETLW ..................................................................... 378
RETURN................................................................... 378
RLF........................................................................... 378
RRF .......................................................................... 379
SLEEP ...................................................................... 379
SUBLW..................................................................... 379
SUBWF..................................................................... 379
SWAPF..................................................................... 380
XORLW .................................................................... 380
XORWF .................................................................... 380
INTCON Register................................................................ 89
Internal Oscillator Block
INTOSC
Specifications ................................................... 397
Internal Sampling Switch (RSS) Impedance ..................... 163
Internet Address ............................................................... 435
Interrupt-On-Change......................................................... 147
Associated Registers................................................ 149
Interrupts ............................................................................ 83
ADC .......................................................................... 158
Associated registers w/ Interrupts .............................. 98
 2010 Microchip Technology Inc.
Preliminary
DS41414A-page 429