PIC18F452-IPT Datasheet, PDF(123/332 Page) Microchip Technology – High-Performance, Enhanced Flash Microcontrollers with 10-Bit A/D

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

PIC18F452-IPT Datasheet, PDF (123/332 Pages) Microchip Technology – High-Performance, Enhanced Flash Microcontrollers with 10-Bit A/D

◁

PIC18FXX2

TABLE 14-3: REGISTERS ASSOCIATED WITH CAPTURE, COMPARE, TIMER1 AND TIMER3

Name

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

Value on

POR, BOR

Value on

All Other

RESETS

INTCON

PIR1

PIE1

IPR1

GIE/GIEH PEIE/GIEL

PSPIF(1) ADIF

PSPIE(1) ADIE

PSPIP(1) ADIP

TMR0IE

RCIF

RCIE

RCIP

INT0IE

TXIF

TXIE

TXIP

RBIE

SSPIF

SSPIE

SSPIP

TMR0IF

CCP1IF

CCP1IE

CCP1IP

INT0IF

TMR2IF

TMR2IE

TMR2IP

RBIF 0000 000x 0000 000u

TMR1IF 0000 0000 0000 0000

TMR1IE 0000 0000 0000 0000

TMR1IP 0000 0000 0000 0000

TRISC PORTC Data Direction Register

1111 1111 1111 1111

TMR1L Holding Register for the Least Significant Byte of the 16-bit TMR1 Register

xxxx xxxx uuuu uuuu

TMR1H Holding Register for the Most Significant Byte of the 16-bit TMR1 Register

xxxx xxxx uuuu uuuu

T1CON

RD16

â

T1CKPS1 T1CKPS0 T1OSCEN T1SYNC TMR1CS TMR1ON 0-00 0000 u-uu uuuu

CCPR1L Capture/Compare/PWM Register1 (LSB)

xxxx xxxx uuuu uuuu

CCPR1H Capture/Compare/PWM Register1 (MSB)

xxxx xxxx uuuu uuuu

CCP1CON â

â

DC1B1 DC1B0 CCP1M3 CCP1M2 CCP1M1 CCP1M0 --00 0000 --00 0000

CCPR2L Capture/Compare/PWM Register2 (LSB)

xxxx xxxx uuuu uuuu

CCPR2H Capture/Compare/PWM Register2 (MSB)

xxxx xxxx uuuu uuuu

CCP2CON â

â

DC2B1 DC2B0 CCP2M3 CCP2M2 CCP2M1 CCP2M0 --00 0000 --00 0000

PIR2

â

â

â

EEIE

BCLIF LVDIF TMR3IF CCP2IF ---0 0000 ---0 0000

PIE2

â

â

â

EEIF

BCLIE LVDIE TMR3IE CCP2IE ---0 0000 ---0 0000

IPR2

â

â

â

EEIP

BCLIP LVDIP TMR3IP CCP2IP ---1 1111 ---1 1111

TMR3L Holding Register for the Least Significant Byte of the 16-bit TMR3 Register

xxxx xxxx uuuu uuuu

TMR3H Holding Register for the Most Significant Byte of the 16-bit TMR3 Register

xxxx xxxx uuuu uuuu

T3CON

RD16 T3CCP2 T3CKPS1 T3CKPS0 T3CCP1 T3SYNC TMR3CS TMR3ON 0000 0000 uuuu uuuu

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by Capture and Timer1.

Note 1: The PSPIF, PSPIE and PSPIP bits are reserved on the PIC18F2x2 devices; always maintain these bits clear.

Â© 2006 Microchip Technology Inc.

DS39564C-page 121

▷