PIC18F6520-I Datasheet, PDF(17/380 Page) Micrel Semiconductor – 64/80-Pin High-Performance, 256 Kbit to 1 Mbit Enhanced Flash Microcontrollers with A/D

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

PIC18F6520-I Datasheet, PDF (17/380 Pages) Micrel Semiconductor – 64/80-Pin High-Performance, 256 Kbit to 1 Mbit Enhanced Flash Microcontrollers with A/D

◁

PIC18F6520/8520/6620/8620/6720/8720

TABLE 1-2: PIC18FXX20 PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name

Pin Number

Pin

PIC18F6X20 PIC18F8X20 Type

Buffer

Type

Description

PORTD is a bidirectional I/O port. These

pins have TTL input buffers when external

memory is enabled.

RD0/PSP0/AD0

RD0

PSP0

AD0(3)

58

72

I/O

ST

Digital I/O.

I/O

TTL

Parallel Slave Port data.

I/O

TTL

External memory address/data 0.

RD1/PSP1/AD1

RD1

PSP1

AD1(3)

55

69

I/O

ST

Digital I/O.

I/O

TTL

Parallel Slave Port data.

I/O

TTL

External memory address/data 1.

RD2/PSP2/AD2

RD2

PSP2

AD2(3)

54

68

I/O

ST

Digital I/O.

I/O

TTL

Parallel Slave Port data.

I/O

TTL

External memory address/data 2.

RD3/PSP3/AD3

RD3

PSP3

AD3(3)

53

67

I/O

ST

Digital I/O.

I/O

TTL

Parallel Slave Port data.

I/O

TTL

External memory address/data 3.

RD4/PSP4/AD4

RD4

PSP4

AD4(3)

52

66

I/O

ST

Digital I/O.

I/O

TTL

Parallel Slave Port data.

I/O

TTL

External memory address/data 4.

RD5/PSP5/AD5

RD5

PSP5

AD5(3)

51

65

I/O

ST

Digital I/O.

I/O

TTL

Parallel Slave Port data.

I/O

TTL

External memory address/data 5.

RD6/PSP6/AD6

RD6

PSP6

AD6(3)

50

64

I/O

ST

Digital I/O.

I/O

TTL

Parallel Slave Port data.

I/O

TTL

External memory address/data 6.

RD7/PSP7/AD7

RD7

PSP7

AD7(3)

49

63

I/O

ST

Digital I/O.

I/O

TTL

Parallel Slave Port data.

I/O

TTL

External memory address/data 7.

Legend:

TTL = TTL compatible input

ST = Schmitt Trigger input with CMOS levels

I = Input

P = Power

CMOS = CMOS compatible input or output

Analog = Analog input

O

= Output

OD = Open-Drain (no P diode to VDD)

Note 1: Alternate assignment for CCP2 when CCP2MX is not selected (all operating modes except

Microcontroller).

2: Default assignment when CCP2MX is set.

3: External memory interface functions are only available on PIC18F8X20 devices.

4: CCP2 is multiplexed with this pin by default when configured in Microcontroller mode. Otherwise, it is

multiplexed with either RB3 or RC1.

5: PORTH and PORTJ are only available on PIC18F8X20 (80-pin) devices.

6: AVDD must be connected to a positive supply and AVSS must be connected to a ground reference for

proper operation of the part in user or ICSP modes. See parameter D001A for details.

ï£© 2004 Microchip Technology Inc.

DS39609B-page 15

▷