BBT3821 Datasheet, PDF(30/75 Page) Intersil Corporation – Octal 2.488Gbps to 3.187Gbps/ Lane Retimer

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

BBT3821 Datasheet, PDF (30/75 Pages) Intersil Corporation – Octal 2.488Gbps to 3.187Gbps/ Lane Retimer

◁

BBT3821

Table 32. XENPAK DOM ALARM & WARNING THRESHOLD REGISTERS COPY

XENPAK/XPAK/X2 DOM REGISTERS = 1.40960:40999 & 41032:41055 (1.A000:A027âh & A048:A05Fâh) (1)

BYTE ADDRESS

DEC

HEX

MEMORY

ADDRESS

DESCRIPTION

DEFAULT

R/W

DETAILS

1.40960 to 1.A000 to

1.40967 1.A007

1.40968 to 1.A008 to

1.40975 1.A00F

1.40976 to 1.A010 to

1.40983 1.A017

00 to 07

08 to15

16 to 23

Transceiver Temp High & Low Alarm & Warning

Thresholds

Reserved

Laser Bias Current High & Low Alarm & Warning

Thresholds (Lane 0 or common to all lanes)

Byte Order: High

Alarm MSB:LSB

Low Alarm MSB:LSB

High Warning

MSB:LSB

Low Warning

MSB:LSB

1.40984 to 1.A018 to 24 to 31

Laser Output Power High & Low Alarm &

1.40991 1.A01F

Warning Thresholds

1.40992to 1.A020 to 32-39

Receive Optical Power High & Low Alarm &

1.40099 1.A027

Warning Thresholds

1.41032 to 1.A048 to

1.41055 1.A05F

72 to 95

Lane-by-Lane Laser Bias Current High & Low

Alarm & Warning Thresholds (or Zero)

Order: Lane 1 to

Lane 3

Note (1): These1-byte register values are merely copied by the BBT3821 from the I2C address space on Power-up or RESET, or on a periodic direct DOM update

operation (i.e. with Register bit 1.C018âh.2 Table 51 not set) under the control of Register 1.A100âh (Table 38). For further details see Table 27 in the XENPAK

MSA Rev 3.0 specification, especially Note 2. If it is desired to write this data into a DOM device through the MDIO interface, it will need to be written one byte

at a time via the methods discussed in âMDIO Register Addressingâ on page 15.

Table 33. XENPAK DOM MONITORED A/D VALUES REGISTER COPY

MDIO XENPAK/XPAK/X2 DOM REGISTER ADDRESSES = 1.41056:41069 & 1.41152:41215 (1.A060:A06Dâh & 1.A0C0:A0FF)

BYTE ADDRESS

DEC

HEX

MEMORY

ADDRESS

DESCRIPTION(1)

DEFAULT R/W

DETAILS

1.41056

1.41057

1.A060

1.A061

96 & 97

âFarthest out of range/Representativeâ Transceiver

Temperature (2)

MSB:LSB

1.41058

1.41059

1.A062

1.A063

98 & 99

Reserved

1.41060

1.41061

1.A064

1.A065

100 & 101 âFarthest out of range/Representativeâ Laser Bias

Current(2)

MSB:LSB

1.41062

1.41063

1.A066

1.A067

102 & 103 âFarthest out of range/Representativeâ Laser

Output Power(2)

MSB:LSB

1.41064

1.41065

1.A068

1.A069

104 & 105 âFarthest out of range/Representativeâ Receive

Optical Power(2)

MSB:LSB

1.41066 -

1.41069

1.A06A to

1.406D

106 to 109 Reserved

1.41070 to

1.A06E to 110 to 117 DOM Status, Capability, and Alarm Flags(2). See

1.41077

1.A075

Table 34 to Table 37

1.41078 to

1.41151

1.41152:3

1.A076 to

1.A0BF

1.A0C0:1

118 to 191

192:193

Reserved

Lane 0 Transceiver Temperature (3)

MSB:LSB

1.41154:5

1.41156:7

1.41158:9

1.41160:1

1.A0C2:3

1.A0C4:5

1.A0C6:7

1.A0C8:9

194:195

196:197

198:199

200:201

Reserved

Lane 0 Laser Bias Current(3)

Lane 0 Laser Output Power(3)

Lane 0 Receive Optical Power(3)

MSB:LSB

1.41162:7

1.41168:9

1.A0CA:F

1.A0D0:1

202:207

208:209

Reserved

Lane 1 Transceiver Temperature (3)

MSB:LSB

▷