JA80386EXTC25 Datasheet, PDF (35/56 Pages) Intel Corporation – Intel386™ EX Embedded Microprocessor

Intel386™ EX Embedded Microprocessor
Table 11. 5-Volt AC Characteristics (Sheet 4 of 5)
Symbol
Parameter
33 MHz
Min.
(ns)
Max.
(ns)
25 MHz
Min.
(ns)
Max.
(ns)
Test Condition
Timer Control Unit (TCU) Inputs
t₁₀₇
TMRCLKn Frequency
8
8 (Unit is MHz)
t₁₀₈
TMRCLKn Low
60
60
t₁₀₉
TMRCLKn High
60
60
t₁₁₀
TMRGATEn High Width
50
50
t₁₁₁
TMRGATEn Low Width
50
50
t₁₁₂
TMRGATEn to TMRCLK Setup
Time (external TMRCLK only)
10
10
t_112a
TMRGATEn to TMRCLK Hold
Time (external TMRCLK only)
11
11
Timer Control Unit (TCU) Outputs
t₁₁₃
TMRGATEn Low to TMROUT
Valid
29
32
t₁₁₄
TMRCLKn Low to TMROUT Valid
29
32
Interrupt Control Unit (ICU) Inputs
t₁₁₅
D7:0 Setup Time
(INTA# Cycle 2)
7
7
t₁₁₆
D7:0 Hold Time
(INTA# Cycle 2)
4
4
Interrupt Control Unit (ICU) Outputs
t₁₁₇
CLK2 High to CAS2:0 Valid
DMA Unit Inputs
25
28
DREQ Setup Time
t₁₁₈
(Sync Mode)
15
15
DREQ Hold Time
t₁₁₉
(Sync Mode)
4
4
(2)
DREQ Setup Time
t₁₂₀
(Async Mode)
9
9
DREQ Hold Time
t₁₂₁
(Async Mode)
9
9
(2)
NOTE:
1. Tested at maximum operating frequency and guaranteed by design characterization at lower operating
frequencies.
2. These are not tested. They are guaranteed by characterization.
3. Float condition occurs when maximum output current becomes less than I_LO in magnitude. Float delay is not
fully tested.
4. These inputs may be asynchronous to CLK2. The setup and hold specifications are given to ensure recognition
within a specific CLK2 period.
5. These specifications are for information only and are not tested. They are intended to assist the designer in
selecting memory speeds. For each wait state in the design add two CLK2 cycles to the specification.
6. This specification assumes that READY# goes active after the rising edge of phase 2, so that WR# goes
inactive as a result of READY# falling.
7. This specification assumes that READY# goes active before the rising edge of phase 2, so that WR# goes
inactive as a result of phase 2 rising.
8. This specification applies if READY# is generated internally.
Datasheet
35