TLE6266G Datasheet, PDF (4/50 Pages) Infineon Technologies AG – System Basis Chip

Target Datasheet TLE 6266
4
Pin Definitions and Functions (cont’d)
Pin No. Symbol Function
18
DI
SPI interface Data In; DI receives serial data from the control
device. Serial data transmitted to DI is a 16 bit control word with
the Least Significant Bit (LSB) transferred first. The input has an
active pull down and requires CMOS logic level inputs. DI will
accept data on the falling edge of CLK-signal; see Table 6 for
input data protocol and Figure 11 for more details.
19
CLK
SPI interface clock input; clocks the shiftregister; CLK has an
internal active pull down and requires CMOS logic level inputs
24
V_CC
Output voltage regulator; 5V logic supply, block to GND with an
100nF external ceramic capacitor directly at the IC + external
capacitor C_Q ³ 22 µF
25
RxD
CAN Receive data output; push-pull output;
LOW: bus becomes dominant, HIGH: bus becomes recessive
26
TxD
CAN Transmit data input; integrated pull up;
LOW: bus becomes dominant, HIGH: bus becomes recessive
27
PWM
Pulse Width Modulation control; integrated pull down, active
HIGH. To PWM-control highside-switch HS1
28
WK
Wake-Up input; for detection of external wake-up events within
cyclic wake mode, integrated pull down, active HIGH, switches on
rising edge
Version 1.06
5
2002-11-26