English
Language : 

92HD92 Datasheet, PDF (71/306 Pages) Integrated Device Technology – SINGLE CHIP PC AUDIO SYSTEM
92HD92
SINGLE CHIP PC AUDIO SYSTEM, CODEC+SPEAKER AMPLIFIER+CAPLESS HP+LDO
Register Address
3Ah
EQRAM_WRITE[15:8]
verb FAA/7AA
Bit
Label
7:0 EQWD[15:8]
Type Default
Description
RW 0x00
48-bit data register, contains the values to be written to the
EQRAM. The address written will have be specified by the
EQRAM Address fields.
Register Address
3Bh
EQRAM_WRITE[7:0]
verb FAB/7AB
Bit
Label
7:0 EQWD[7:0]
Type Default
Description
RW 0x00
48-bit data register, contains the values to be written to the
EQRAM. The address written will have be specified by the
EQRAM Address fields.
2.29.2.36. EQRAM Address Register
This 8-bit register provides the address to the internal RAM when doing indirect writes/reads to the
EQRAM
This register reset by POR/DAFG/ULR. Writing to NID22h verb 77F will also cause reset.
Register Address
3Ch
EQRAM_ADDR
verb FAC/7AC
Bit
Label
7:6 RSVD
5:0 EQADD[5:0]
Type Default
Description
RO 0x00 Reserved
RW 0x00
Contains the address (between 0x00 and 0x33) of the
EQRAM to be accessed by a read or write. This is not a byte
address--it is the address of the 48-bit data item to be
accessed from the EQRAM.
2.29.2.37. EQRAM Control Register
This control register provides the write/read enable when doing indirect writes/reads to the EQRAM.
This register reset by POR/DAFG/ULR. Writing to NID22h verb 77F will also cause reset.I
Register Address
3Dh
EQRAM_CONTROL
verb FAD/7AD
Bit
Label
7
EQRAM_wr
6
EQRAM_rd
5:0 RSVD
Type Default
Description
RW 0
1 = write to EQRAM, cleared by HW when done
RW 0
1 = read from EQRAM, cleared by HW when done
RO 0
Reserved
2.29.2.38. Device Address Register
This 8-bit register provides slave address for the device on the control interface.
Register Address
Bit
Label
3Fh
DEV_ADR
verb FAF/7AF
7:1 DEVADR[7:1]
0
DEVADR[0]
Type Default
Description
RW
1110
001
Contains the 7-bit device address used when accessing the
CODEC in Aux Audio Mode. The lsb is ignored and reads back
0. (D0 is the read/write bit)
RO 0
This bit is not used.
IDT™ CONFIDENTIAL
71
©2009 INTEGRATED DEVICE TECHNOLOGY, INC.
V 1.1 1/12
92HD92