English
Language : 

92HD92 Datasheet, PDF (3/306 Pages) Integrated Device Technology – SINGLE CHIP PC AUDIO SYSTEM
92HD92
SINGLE CHIP PC AUDIO SYSTEM, CODEC+SPEAKER AMPLIFIER+CAPLESS HP+LDO
TABLE OF CONTENTS
1. DESCRIPTION ........................................................................................................................ 11
1.1. Overview ..........................................................................................................................................11
1.2. Orderable Part Numbers ..................................................................................................................11
2. DETAILED DESCRIPTION ..................................................................................................... 12
2.1. Port Functionality .............................................................................................................................12
2.1.1. Port Characteristics ............................................................................................................12
2.1.2. Vref_Out .............................................................................................................................14
2.1.3. Jack Detect ........................................................................................................................14
2.1.4. SPDIF Output .....................................................................................................................14
2.2. Mono Output ....................................................................................................................................16
2.3. Mono output Band-Pass Filter .........................................................................................................17
2.3.1. Filter Description ................................................................................................................17
2.4. Mixer ................................................................................................................................................17
2.5. ADC Multiplexers .............................................................................................................................17
2.6. Power Management .........................................................................................................................17
2.7. AFG D0 ............................................................................................................................................18
2.8. AFG D1 ............................................................................................................................................19
2.9. AFG D2 ............................................................................................................................................19
2.10. AFG D3 ..........................................................................................................................................19
2.10.1. AFG D3cold .....................................................................................................................19
2.11. Vendor Specific Function Group Power States D4/D5 ..................................................................19
2.12. Low-voltage HDA Signaling ...........................................................................................................20
2.13. Multi-channel capture ....................................................................................................................20
2.14. EAPD .............................................................................................................................................22
2.15. Digital Microphone Support ...........................................................................................................25
2.16. Analog PC-Beep ............................................................................................................................29
2.17. Digital PC-Beep .............................................................................................................................31
2.18. Headphone Drivers ........................................................................................................................32
2.19. BTL Amplifier .................................................................................................................................32
2.20. BTL Amplifier High-Pass Filter .......................................................................................................32
2.20.1. Filter Description ..............................................................................................................33
2.21. EQ ..................................................................................................................................................33
2.22. Combo Jack Detection ...................................................................................................................33
2.23. GPIO ..............................................................................................................................................34
2.23.1. GPIO Pin mapping and shared functions .........................................................................34
2.23.2. SPDIF/Digital Microphone/GPIO Selection ......................................................................34
2.23.3. Digital Microphone/GPIO Selection .................................................................................34
2.24. HD Audio HDA015-B support ........................................................................................................34
2.25. Digital Core Voltage Regulator ......................................................................................................35
2.26. Digital Audio Port (I2S) ..................................................................................................................36
2.26.1. Characteristics .................................................................................................................36
2.26.2. Left Justified Audio Interface ............................................................................................38
2.26.3. Right Justified Audio Interface (assuming n-bit word length) ...........................................38
2.26.4. I2S Format Audio Interface ..............................................................................................38
2.27. Microphone Mute Input ..................................................................................................................38
2.28. Aux Audio Support .........................................................................................................................40
2.28.1. General conditions in Aux Audio Mode: ...........................................................................40
2.28.2. Entering Aux Audio Mode ................................................................................................41
2.28.3. Firmware/Software Requirements: ...................................................................................41
2.28.4. Part Options Supporting I2S I/O ......................................................................................42
2.28.5. “Playback Path” Port Behavior (Digital I/O) ......................................................................42
2.28.6. When Port E presence detect = 0 ....................................................................................42
2.28.7. When Port E presence detect = 1 ....................................................................................42
2.28.8. “Record Path” Port Behavior (Digital I/O) .........................................................................43
2.28.9. EAPD ...............................................................................................................................44
2.28.10. Class-D BTL Issues .......................................................................................................44
2.28.11. Firmware/Software Requirements: .................................................................................44
2.28.12. SYSTEM DIAGRAMS ....................................................................................................45
IDT CONFIDENTIAL
3
©2009 INTEGRATED DEVICE TECHNOLOGY, INC.
V 1.1 1/12
92HD92