English
Language : 

92HD92 Datasheet, PDF (305/306 Pages) Integrated Device Technology – SINGLE CHIP PC AUDIO SYSTEM
92HD92
SINGLE CHIP PC AUDIO SYSTEM, CODEC+SPEAKER AMPLIFIER+CAPLESS HP+LDO
10. DOCUMENT REVISION HISTORY
Revision
0.5
0.8
0.85
0.9
0.91
0.92
0.93
1.0
1.1
Date
January 2010
March 2010
June 2010
September 2010
October 2010
May 2011
June 2011
October 2011
January 2012
Description of Change
Initial release
Added widget details, front page feature bullet updates
Port E updated to add HPhnEn R/W bit in the Pin Cntrl widget and as HPCapable in the widget
capabilities. Aux mode section updated to include additional information.
Added changes for YA silicon revision (ZA/ZB prior settings referenced)
AFG EAPD bit added for PortE Headphone control. AFG ComJack bits added to select debounce
time.Removed SCS support. Updated SPKVOL L/R step size to .75dB and changed register
address from 04/05h to 01/02h. Added 3rd I2C register for updating speaker L and R volume at the
same time (to match HDA implementation). Additional I2C register bits added/reordered to R17,
R19, R39, R40, R41, R42. I2C Register R64 to R70 added.Removed pull up from pins 19/20.
Updated conditions of performance characteristics, added HDA signalling voltage to condition for
power measurements. Default changed on BTL/HD_Mode from 0 to 1. Updated Record Path
behavior tabel for Aux mode. Added Pin Configuration Default Settings.Corrected Combo Jack
diagram.
Updated LDO Level Control values. Corrected step size and thermal trip in BTL section. Clarified
AuxMode section wording related to D3Cold entry. Added description text for High pass and Mono
band pass filter features.
Corrected Sense A/B description and table.
Corrected front page bullet for BTL voltage and removed blank section 3.
Corrected Left vs Right channel for the EQ coefficients to match silicon. Updated electrical
characteristics for typical values. Removed Preliminary. Removed comments related to ZA and ZB
silicon since they were non-production. Added WB silicon widget items: ComboJackTiming in the
AFG and ScStableTimeSel added to AFG AnaBTL. Added PVDD value for the digital maximum
supply voltage and footnote to the GPIO characteristics for the Input Low and High Voltage. Added
missing EAPD widget details.
Updated I2C registers with reset information.
IDT CONFIDENTIAL
305
©2009 INTEGRATED DEVICE TECHNOLOGY, INC.
V 1.1 1/12
92HD92