English
Language : 

IC-MU_17 Datasheet, PDF (8/66 Pages) IC-Haus GmbH – MAGNETIC OFF-AXIS POSITION ENCODER - POLE WIDTH 1.28MM
iC-MU MAGNETIC OFF-AXIS
POSITION ENCODER - POLE WIDTH 1.28MM
Rev D1, Page 8/66
ELECTRICAL CHARACTERISTICS
Operating conditions: VPD = VPA = 5 V ±10%, Tj = -40. . . 125°C, IBP calibrated to 200 µA, reference is VNA = VND,
unless otherwise stated
Item Symbol Parameter
No.
Conditions
Min. Typ.
Total Device
101 V(VPA,
VPD)
Permissible Supply Voltage
VPA = VPD
4.5
5
103 I(VPA)
Analog Supply Current in VPA
8
13
104 I(VPD) Digital Supply Current in VPD
20
40
105 Vc()hi
Clamp Voltage hi at All Pins
Vc()hi = V() - V(VPD), I() = +1 mA
0.3
106 Vc()lo
107 ton()
Clamp Voltage lo at All Pins
Power-Up Time
I() = -1 mA
-1.6
VPD > 4 V, EEPROM Data valid after first I2C
20
read in
108 ∆V/∆t Power-Up Slew Rate at VPA = V() = 3.0 V → 4.5 V
50
VPD
109 CVPA, Required Backup Capacitors at placed near by pin, recommended low ESR
100
CVPD
VPA, VPD
Hall Sensors
201 Hext
Operating Magnetic Field
at surface of chip
15
Strength
202 f()
Operating Magnetic Field Fre-
quency
203 rpm
Permissible Rotation of Pole
Wheel with FRQ_CNV=lo
16 pole pairs
32 pole pairs
64 pole pairs
(note: for incremental part see table 78)
204 vmax
Permissible Movement Speed
205 hpac
Sensor-to-Package-Surface
with DFN16-5x5 mm
400
Distance
Assembly Tolerances
301 TOLrad Permissible Radial Displacement
302 TOLtan
Permissible Tangential Displace-
ment
303 WOBrad Permissible Eccentricity of Code MPC = 0x4
Disc
MPC = 0x5, 0x6
Bias Current Source, Reference Voltage, Power On Reset, Clock Oscillator
401 Vbg
Bandgap Voltage
TEST = 0x1F
1.18 1.24
402 Vref
403 IBM
Reference Voltage
Reference Current
TEST = 0x1F
CIBM = 0x0
CIBM = 0xF
IBM calibrated
45
50
-370
-220 -200
404 VPDon
Turn-on Threshold VPD
(Power-On Release)
increasing voltage at V(VPD)
3.65 3.9
405 VPDoff
Turn-off Threshold VPD
(Power-Down Reset)
decreasing voltage at V(VPD)
3
3.5
406 VPDhys Hysteresis
VPDhys = VPDon - VPDoff
0.3
407 fosc
Clock Frequency
TEST=0x26, fosc = 64*f(HCLK), IBM aligned
22
26
408 tchk
Max. Time For Internal Cyclic
Checks
NCHK_NON = 0x0, CHK_MT = 0x1,
NCHK_CRC = 0x0, MODE_MT = 0xF (18 bit),
SBL_MT = 0x3 (4 bit), ESSI_MT = 0x1 (Error
bit)
Signal Conditioning Master and Nonius Track (x = M, N)
501 GC
Adjustable Gain Range
GC_x = 0x0
4.4
GC_x = 0x1
7.7
GC_x = 0x2
12.4
GC_x = 0x3
20.6
502 GF
Adjustable Fine Gain Range
GF_x = 0x00
1
GF_x = 0x20
4.4
GF_x = 0x3F
19
Unit
Max.
5.5
V
16
mA
65
mA
1.6
V
-0.3
V
ms
V/s
nF
100 kA/m
7
kHz
24000 rpm
12000 rpm
6000 rpm
17
m/s
µm
0.5 mm
0.5 mm
0.06 mm
0.1 mm
1.36
55
-100
-180
4.3
V
%VPA
µA
µA
µA
V
3.8
V
V
32 MHz
6
ms