English
Language : 

XRT82L24A Datasheet, PDF (27/39 Pages) Exar Corporation – QUAD E1 LINE TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR
áç
XRT82L24A
QUAD E1 LINE TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR
REV. 1.1.2
TABLE 10: COMMAND CONTROL REGISTER 0
COMMAND CONTROL REGISTER 0
PARALLEL PORT ADDRESS: 0000
BIT NO.
NAME
FUNCTION
7
SR/DR Single/Dual Rail:
Writing a "1" to this bit selects transmit and receive data format in
single-rail mode. In this mode, HDB3/B8ZS/AMI encoder and
decoder are available.
Writing a "0" selects dual-rail mode.
6
RZData RZ Data:
Writing a “1” to this bit selects receive data to pass to the output
after the slicers without re-timing. In this mode, PLL clock recov-
ery, jitter attenuator, decoder and remote loop-back functions are
disabled.
5
RCLKE RxClk Clock Edge:
Writing a "1" to this bit selects receive output data to be updated
on positive edge of RxClk.
Writing a "0" to this bit selects the negative edge of RxClk.
4
TCLKE TxClk Clock Edge:
Writing a "1" to this bit selects positive edge of TxClk to sample
input data.
Write "0" to select negative edge.
3
DATAP DATA Polarity:
Writing a "0" to this bit selects transmit input and receive output
data to be active-high.
Write "1" to select active-low.
2
CODES Coding/Decoding Select:
This bit is used in conjunction with SR/DR bit 1. If SR/DR is "1",
writing a "0" to this bit selects HDB3 coding. Writing a "1" to this
bit position selects AMI code.
1
GIE
Global Interrupt Enable:
Writing a "0" to this bit globally disables interrupt generation
caused by any alarm generated within the line interface. Write a
"1" to enable interrupt generation.
0
SRESET Software Reset:
Writing a "1" to this bit longer than 10µs initiates a device reset
through the microprocessor interface. All internal circuits are
placed in the reset state with this bit set to a "1" except the micro-
processor register bits.
NOTE: Register Type Abrbreviation:
R = Read Only, R/W = Read or Write, RUR = Reset Upon Read
REGISTER
TYPE
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
RESET
VALUE
0
0
0
0
0
0
0
0
25