English
Language : 

LM3S101_0610 Datasheet, PDF (13/300 Pages) List of Unclassifed Manufacturers – Microcontroller
LM3S101 Data Sheet
Register 5:
Register 6:
Register 7:
Register 8:
Register 9:
Register 10:
Register 11:
Register 12:
Register 13:
Register 14:
Register 15:
Register 16:
Register 17:
Register 18:
Register 19:
Register 20:
Register 21:
SSI Clock Prescale (SSICPSR), offset 0x010 ......................................................................... 244
SSI Interrupt Mask (SSIIM), offset 0x014 ................................................................................ 245
SSI Raw Interrupt Status (SSIRIS), offset 0x018 .................................................................... 246
SSI Masked Interrupt Status (SSIMIS), offset 0x01C.............................................................. 247
SSI Interrupt Clear (SSIICR), offset 0x020.............................................................................. 248
SSI Peripheral Identification 4 (SSIPeriphID4), offset 0xFD0.................................................. 249
SSI Peripheral Identification 5 (SSIPeriphID5), offset 0xFD4.................................................. 250
SSI Peripheral Identification 6 (SSIPeriphID6), offset 0xFD8.................................................. 251
SSI Peripheral Identification 7 (SSIPeriphID7), offset 0xFDC ................................................. 252
SSI Peripheral Identification 0 (SSIPeriphID0), offset 0xFE0.................................................. 253
SSI Peripheral Identification 1 (SSIPeriphID1), offset 0xFE4.................................................. 254
SSI Peripheral Identification 2 (SSIPeriphID2), offset 0xFE8.................................................. 255
SSI Peripheral Identification 3 (SSIPeriphID3), offset 0xFEC ................................................. 256
SSI PrimeCell Identification 0 (SSIPCellID0), offset 0xFF0..................................................... 257
SSI PrimeCell Identification 1 (SSIPCellID1), offset 0xFF4..................................................... 258
SSI PrimeCell Identification 2 (SSIPCellID2), offset 0xFF8..................................................... 259
SSI PrimeCell Identification 3 (SSIPCellID3), offset 0xFFC .................................................... 260
Analog Comparators .................................................................................................................... 261
Register 1: Analog Comparator Masked Interrupt Status (ACMIS), offset 0x00........................................ 266
Register 2: Analog Comparator Raw Interrupt Status (ACRIS), offset 0x04.............................................. 267
Register 3: Analog Comparator Interrupt Enable (ACINTEN), offset 0x08 ................................................ 268
Register 4: Analog Comparator Reference Voltage Control (ACREFCTL), offset 0x10 ............................ 269
Register 5: Analog Comparator Status 0 (ACSTAT0), offset 0x20 ............................................................ 270
Register 6: Analog Comparator Status 1 (ACSTAT1), offset 0x40 ............................................................ 270
Register 7: Analog Comparator Control 0 (ACCTL0), offset 0x24 ............................................................. 271
Register 8: Analog Comparator Control 1 (ACCTL1), offset 0x44 ............................................................. 271
October 5, 2006
13
Preliminary