CC2510FX Datasheet, PDF (87/253 Pages) List of Unclassifed Manufacturers – True System-on-Chip with Low Power RF Transceiver and 8051 MCU

byte/word n
byte/word n-1
byte/word 3
byte/word 2
byte/word 1
LENGTH=n
CC2510Fx / CC2511Fx
byte/word n
byte/word n-1
byte/word 3
byte/word 2
byte/word 1
LENGTH=n
byte/word n+1
byte/word n
byte/word n-1
byte/word 3
byte/word 2
byte/word 1
LENGTH=n
byte/word n+2
byte/word n+1
byte/word n
byte/word n-1
byte/word 3
byte/word 2
byte/word 1
LENGTH=n
VLEN=001
VLEN=010
VLEN=011
VLEN=100
Figure 13: Variable Length (VLEN) Transfer Options
13.2.2.5 Trigger Event
Each DMA channel can be set up to sense on
a single trigger. This field determines which
trigger the DMA channel shall sense. In
addition to the configured trigger, a DMA
channel can always be triggered by setting its
designated DMAREQ.DMAREQx flag. The DMA
trigger sources are described in Table 42 on
page 90.
13.2.2.6 Source and Destination Increment
When the DMA channel is armed or rearmed
the source and destination addresses are
transferred to internal address pointers. The
possibilities for address increment are :
• Increment by zero. The address
pointer shall remain fixed after each
transfer.
• Increment by one. The address
pointer shall increment one count
after each transfer.
• Increment by two. The address
pointer shall increment two counts
after each transfer.
• Decrement by one. The address
pointer shall decrement one count
after each transfer.
13.2.2.7 DMA Transfer Mode
The transfer mode determines how the DMA
channel behaves when it starts transferring
data. There are four transfer modes described
below:
Single. On a trigger a single DMA transfer
occurs and the DMA channel awaits the next
trigger. After the number of transfers specified
by the transfer count are completed, the CPU
is notified and the DMA channel is disarmed.
Block. On a trigger the number of DMA
transfers specified by the transfer count is
performed as quickly as possible, after which
the CPU is notified and the DMA channel is
disarmed.
Repeated single. On a trigger a single DMA
transfer occurs and the DMA channel awaits
the next trigger. After the number of transfers
specified by the transfer count are completed,
the CPU is notified and the DMA channel is
rearmed.
Repeated block. On a trigger the number of
DMA transfers specified by the transfer count
is performed as quickly as possible, after
which the CPU is notified and the DMA
channel is rearmed.
13.2.2.8 DMA Priority
A DMA priority is associated with each DMA
channel. The DMA priority is used to
determine the winner in the case of multiple
CC2510Fx/CC2511Fx PRELIMINARY Data Sheet (Rev. 1.2) SWRS055A Page 87 of 252