LM3S601 Datasheet, PDF (15/446 Pages) List of Unclassifed Manufacturers – Microcontroller

LM3S601 Microcontroller
Register 4: SSI Status (SSISR), offset 0x00C ................................................................................... 282
Register 5: SSI Clock Prescale (SSICPSR), offset 0x010 .................................................................. 284
Register 6: SSI Interrupt Mask (SSIIM), offset 0x014 ......................................................................... 285
Register 7: SSI Raw Interrupt Status (SSIRIS), offset 0x018 .............................................................. 287
Register 8: SSI Masked Interrupt Status (SSIMIS), offset 0x01C ........................................................ 288
Register 9: SSI Interrupt Clear (SSIICR), offset 0x020 ....................................................................... 289
Register 10: SSI Peripheral Identification 4 (SSIPeriphID4), offset 0xFD0 ............................................. 290
Register 11: SSI Peripheral Identification 5 (SSIPeriphID5), offset 0xFD4 ............................................. 291
Register 12: SSI Peripheral Identification 6 (SSIPeriphID6), offset 0xFD8 ............................................. 292
Register 13: SSI Peripheral Identification 7 (SSIPeriphID7), offset 0xFDC ............................................ 293
Register 14: SSI Peripheral Identification 0 (SSIPeriphID0), offset 0xFE0 ............................................. 294
Register 15: SSI Peripheral Identification 1 (SSIPeriphID1), offset 0xFE4 ............................................. 295
Register 16: SSI Peripheral Identification 2 (SSIPeriphID2), offset 0xFE8 ............................................. 296
Register 17: SSI Peripheral Identification 3 (SSIPeriphID3), offset 0xFEC ............................................ 297
Register 18: SSI PrimeCell Identification 0 (SSIPCellID0), offset 0xFF0 ............................................... 298
Register 19: SSI PrimeCell Identification 1 (SSIPCellID1), offset 0xFF4 ............................................... 299
Register 20: SSI PrimeCell Identification 2 (SSIPCellID2), offset 0xFF8 ............................................... 300
Register 21: SSI PrimeCell Identification 3 (SSIPCellID3), offset 0xFFC ............................................... 301
Inter-Integrated Circuit (I²C) Interface ........................................................................................ 302
Register 1: I²C Master Slave Address (I2CMSA), offset 0x000 ........................................................... 316
Register 2: I²C Master Control/Status (I2CMCS), offset 0x004 ........................................................... 317
Register 3: I²C Master Data (I2CMDR), offset 0x008 ......................................................................... 321
Register 4: I²C Master Timer Period (I2CMTPR), offset 0x00C ........................................................... 322
Register 5: I²C Master Interrupt Mask (I2CMIMR), offset 0x010 ......................................................... 323
Register 6:
Register 7:
Register 8:
Register 9:
Register 10:
I²C Master Raw Interrupt Status (I2CMRIS), offset 0x014 ................................................. 324
I²C Master Masked Interrupt Status (I2CMMIS), offset 0x018 ........................................... 325
I²C Master Interrupt Clear (I2CMICR), offset 0x01C ......................................................... 326
I²C Master Configuration (I2CMCR), offset 0x020 ............................................................ 327
I²C Slave Own Address (I2CSOAR), offset 0x000 ............................................................ 329
Register 11:
Register 12:
Register 13:
Register 14:
Register 15:
I²C Slave Control/Status (I2CSCSR), offset 0x004 ........................................................... 330
I²C Slave Data (I2CSDR), offset 0x008 ........................................................................... 332
I²C Slave Interrupt Mask (I2CSIMR), offset 0x00C ........................................................... 333
I²C Slave Raw Interrupt Status (I2CSRIS), offset 0x010 ................................................... 334
I²C Slave Masked Interrupt Status (I2CSMIS), offset 0x014 .............................................. 335
Register 16: I²C Slave Interrupt Clear (I2CSICR), offset 0x018 ............................................................ 336
Analog Comparators ................................................................................................................... 337
Register 1: Analog Comparator Masked Interrupt Status (ACMIS), offset 0x00 .................................... 343
Register 2: Analog Comparator Raw Interrupt Status (ACRIS), offset 0x04 ......................................... 344
Register 3: Analog Comparator Interrupt Enable (ACINTEN), offset 0x08 ........................................... 345
Register 4: Analog Comparator Reference Voltage Control (ACREFCTL), offset 0x10 ......................... 346
Register 5: Analog Comparator Status 0 (ACSTAT0), offset 0x20 ....................................................... 347
Register 6: Analog Comparator Status 1 (ACSTAT1), offset 0x40 ....................................................... 347
Register 7: Analog Comparator Status 2 (ACSTAT2), offset 0x60 ....................................................... 347
Register 8: Analog Comparator Control 0 (ACCTL0), offset 0x24 ....................................................... 348
Register 9: Analog Comparator Control 1 (ACCTL1), offset 0x44 ....................................................... 348
Register 10: Analog Comparator Control 2 (ACCTL2), offset 0x64 ...................................................... 348
October 01, 2007
15
Preliminary