LM3S601 Datasheet, PDF (135/446 Pages) List of Unclassifed Manufacturers – Microcontroller

LM3S601 Microcontroller
cases, writing to those unconnected bits has no effect and reading those unconnected
bits returns no meaningful data.
Note:
The default reset value for the GPIOAFSEL register is 0x0000.0000 for all GPIO pins, with
the exception of the five JTAG pins (PB7 and PC[3:0]). These five pins default to JTAG
functionality. Because of this, the default reset value of GPIOAFSEL for GPIO Port B is
0x0000.0080 while the default reset value for Port C is 0x0000.000F.
Table 8-3. GPIO Register Map
Offset Name
Type
0x000 GPIODATA
0x400 GPIODIR
0x404 GPIOIS
0x408 GPIOIBE
0x40C GPIOIEV
0x410 GPIOIM
0x414 GPIORIS
0x418 GPIOMIS
0x41C GPIOICR
0x420 GPIOAFSEL
0x500 GPIODR2R
0x504 GPIODR4R
0x508 GPIODR8R
0x50C GPIOODR
0x510 GPIOPUR
0x514 GPIOPDR
0x518 GPIOSLR
0x51C GPIODEN
0xFD0 GPIOPeriphID4
0xFD4 GPIOPeriphID5
0xFD8 GPIOPeriphID6
0xFDC GPIOPeriphID7
0xFE0 GPIOPeriphID0
0xFE4 GPIOPeriphID1
0xFE8 GPIOPeriphID2
0xFEC GPIOPeriphID3
0xFF0 GPIOPCellID0
R/W
R/W
R/W
R/W
R/W
R/W
RO
RO
W1C
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
RO
RO
RO
RO
RO
RO
RO
RO
RO
Reset
Description
0x0000.0000
0x0000.0000
0x0000.0000
0x0000.0000
0x0000.0000
0x0000.0000
0x0000.0000
0x0000.0000
0x0000.0000
-
0x0000.00FF
0x0000.0000
0x0000.0000
0x0000.0000
0x0000.00FF
0x0000.0000
0x0000.0000
0x0000.00FF
0x0000.0000
0x0000.0000
0x0000.0000
0x0000.0000
0x0000.0061
0x0000.0000
0x0000.0018
0x0000.0001
0x0000.000D
GPIO Data
GPIO Direction
GPIO Interrupt Sense
GPIO Interrupt Both Edges
GPIO Interrupt Event
GPIO Interrupt Mask
GPIO Raw Interrupt Status
GPIO Masked Interrupt Status
GPIO Interrupt Clear
GPIO Alternate Function Select
GPIO 2-mA Drive Select
GPIO 4-mA Drive Select
GPIO 8-mA Drive Select
GPIO Open Drain Select
GPIO Pull-Up Select
GPIO Pull-Down Select
GPIO Slew Rate Control Select
GPIO Digital Enable
GPIO Peripheral Identification 4
GPIO Peripheral Identification 5
GPIO Peripheral Identification 6
GPIO Peripheral Identification 7
GPIO Peripheral Identification 0
GPIO Peripheral Identification 1
GPIO Peripheral Identification 2
GPIO Peripheral Identification 3
GPIO PrimeCell Identification 0
See
page
137
138
139
140
141
142
143
144
145
146
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
October 01, 2007
135
Preliminary